

SLOS346G - MARCH 2001 - REVISED JUNE 2002






3.3-V CAN TRANSCEIVERS

FEATURES

- Operates With a 3.3-V Supply
- Low Power Replacement for the PCA82C250 Footprint
- Bus/Pin ESD Protection Exceeds 16 kV HBM
- High Input Impedance Allows for 120 Nodes on a Bus
- Controlled Driver Output Transition Times for Improved Signal Quality on the SN65HVD230 and SN65HVD231
- Unpowered Node Does Not Disturb the Bus
- Compatible With the Requirements of the ISO 11898 Standard
- Low-Current SN65HVD230 Standby Mode 370 µA Typical
- Low-Current SN65HVD231 Sleep Mode 40 nA Typical
- Designed for Signaling Rates[†] up to 1 Megabit/Second (Mbps)
- Thermal Shutdown Protection
- Open-Circuit Fail-Safe Design
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications


LOGIC DIAGRAM (POSITIVE LOGIC)


SN65HVD230, SN65HVD231 Logic Diagram (Positive Logic)




APPLICATIONS

- Motor Control
- Industrial Automation
- Basestation Control and Status
- Robotics
- Automotive
- UPS Control






SN65HVD232D (Marked as VP232)



NC - No internal connection

SN65HVD232 Logic Diagram (Positive Logic)



† The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TMS320Lx240x is a trademark of Texas Instruments.



DESCRIPTION

The SN65HVD230, SN65HVD231, and SN65HVD232 controller area network (CAN) transceivers are designed for use with the Texas Instruments TMS320Lx240x | 3.3-V DSPs with CAN controllers, or with equivalent devices. They are intended for use in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. Each CAN transceiver is designed to provide differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 1 Mbps.

Designed for operation in especially-harsh environments, these devices feature cross-wire protection, loss-of-ground and overvoltage protection, overtemperature protection, as well as wide common-mode range.

The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial, building automation, and automotive applications. It operates over a -2-V to 7-V common-mode range on the bus, and it can withstand common-mode transients of ± 25 V.

On the SN65HVD230 and SN65HVD231, pin 8 provides three different modes of operation: high-speed, slope control, and low-power modes. The high-speed mode of operation is selected by connecting pin 8 to ground, allowing the transmitter output transistors to switch on and off as fast as possible with no limitation on the rise and fall slopes. The rise and fall slopes can be adjusted by connecting a resistor to ground at pin 8, since the slope is proportional to the pin's output current. This slope control is implemented with external resistor values of 10 k Ω , to achieve a 15-V/ μ s slew rate, to 100 k Ω , to achieve a 2-V/ μ s slew rate. See the *Application Information* section of this data sheet.

The circuit of the SN65HVD230 enters a low-current standby mode during which the driver is switched off and the receiver remains active if a high logic level is applied to pin 8. The DSP controller reverses this low-current standby mode when a dominant state (bus differential voltage > 900 mV typical) occurs on the bus.

The unique difference between the SN65HVD230 and the SN65HVD231 is that both the driver and the receiver are switched off in the SN65HVD231 when a high logic level is applied to pin 8 and remain in this sleep mode until the circuit is reactivated by a low logic level on pin 8.

The V_{ref} pin 5 on the SN65HVD230 and SN65HVD231 is available as a $V_{CC}/2$ voltage reference.

The SN65HVD232 is a basic CAN transceiver with no added options; pins 5 and 8 are NC, no connection.

AVAILABLE OPTIONS

PART NUMBER LOW POWER MODE		INTEGRATED SLOPE CONTROL	V _{ref} PIN	TA	MARKED AS:	
SN65HVD230	Standby mode	Yes	Yes		VP230	
SN65HVD231	Sleep mode	Yes	Yes	-40°C to 85°C	VP231	
SN65HVD232	No standby or sleep mode	No	No		VP232	



Function Tables

DRIVER (SN65HVD230, SN65HVD231)

	<u>~</u>	OUTPUTS			
INPUT D	R _S	CANH	CANL	BUS STATE	
L		Н	L	Dominant	
Н	V _(Rs) < 1.2 V	Z	Z	Recessive	
Open	X	Z	Z	Recessive	
Х	V _(Rs) > 0.75 V _{CC}	Z	Z	Recessive	

H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

DRIVER (SN65HVD232)

	OUT	PUTS	BUS STATE	
INPUT D	CANH	CANL		
L	Н	L	Dominant	
Н	Z	Z	Recessive	
Open	Z	Z	Recessive	

H = high level; L = low level; Z = high impedance

RECEIVER (SN65HVD230)

DIFFERENTIAL INPUTS	RS	OUTPUT R
V _{ID} ≥ 0.9 V	X	L
0.5 V < V _{ID} < 0.9 V	Χ	?
V _{ID} ≤ 0.5 V	Х	Н
Open	Х	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

RECEIVER (SN65HVD231)

DIFFERENTIAL INPUTS	R _S	OUTPUT R
V _{ID} ≥ 0.9 V		L
0.5 V < V _{ID} < 0.9 V	V _(Rs) < 1.2 V	?
V _{ID} ≤ 0.5 V] ` ` 1	Н
Х	V _(Rs) > 0.75 V _{CC}	Н
Х	1.2 V < V _(Rs) < 0.75 V _{CC}	?
Open	X	Н

H = high level; L = low level; X = irrelevant; ? = indeterminate

RECEIVER (SN65HVD232)

DIFFERENTIAL INPUTS	OUTPUT R
V _{ID} ≥ 0.9 V	L
0.5 V < V _{ID} < 0.9 V	?
V _{ID} ≤ 0.5 V	Н
Open	Н

H = high level; L = low level; X = irrelevant;



^{? =} indeterminate

Function Tables (Continued)

TRANSCEIVER MODES (SN65HVD230, SN65HVD231)

V _(Rs)	OPERATING MODE
$V_{(Rs)} > 0.75 V_{CC}$	Standby
10 k Ω to 100 k Ω to ground	Slope control
V _(Rs) < 1 V	High speed (no slope control)

Terminal Functions

SN65HVD230, SN65HVD231

TERMIN	TERMINAL	
NAME	NO.	DESCRIPTION
CANL	6	Low bus output
CANH	7	High bus output
D	1	Driver input
GND	2	Ground
R	4	Receiver output
RS	8	Standby/slope control
V _{CC}	3	Supply voltage
V _{ref}	5	Reference output


SN65HVD232

TERMINAL		
NAME	NO.	DESCRIPTION
CANL	6	Low bus output
CANH	7	High bus output
D	1	Driver input
GND	2	Ground
NC	5, 8	No connection
R	4	Receiver output
Vcc	3	Supply voltage




equivalent input and output schematic diagrams


CANH and CANL Inputs




D Input



CANH and CANL Outputs



R Output



SLOS346G - MARCH 2001 - REVISED JUNE 2002

absolute maximum ratings over operating free-air temperature (see Note 1) (unless otherwise noted)†

Supply voltage range, V _{CC}	–4 V to 16 V
Voltage input range, transient pulse, CANH and CANL, throu	
Input voltage range, V _I (D or R)	
Electrostatic discharge: Human body model (see Note 2)	CANH, CANL and GND 16 kV
	All Pins 4 kV
Charged-device model (see Note 3)	All pins
Continuous total power dissipation	See Dissipation Rating table
Storage temperature range, T _{stq}	
Lead temperature 1,6 mm (1/16 inch) from case for 10 second	nds

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
 - 2. Tested in accordance with JEDEC Standard 22, Test Method A114-A.
 - 3. Tested in accordance with JEDEC Standard 22, Test Method C101.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C	DERATING FACTOR [‡]	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
D	725 mW	5.8 mW/°C	464 mW	377 mW

[‡] This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}		3		3.6	V	
Voltage at any bus terminal (common mode) V _{IC}		-2§		7	٧	
Voltage at any bus terminal (separately) V _I		-2.5	70 120	7.5	٧	
High-level input voltage, V _{IH}	D, R	2			٧	
Low-level input voltage, V _{IL}	D, R		7 10	0.8	٧	
Differential input voltage, V _{ID} (see Figure 5)	• //	-6		6	٧	
Input voltage, V _(Rs)		0	5 30	V _{CC}	٧	
Input voltage for standby or sleep, V _(Rs)		0.75 V _{CC}		V _{CC}	٧	
Wave-shaping resistance, Rs		0		100	kΩ	
	Driver	-40	2//			
High-level output current, I _{OH}	Receiver	-8			mA	
Drive				48	42	
Low-level output current, IOL	Receiver			8	mA	
Operating free-air temperature, TA	•	-40	100	85	°C	

[§] The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.



SN65HVD232 SLOS346G – MARCH 2001 – REVISED JUNE 2002

driver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAM	IETER	TEST CONDITIONS		TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT	
V		Dominant		V _I = 0 V,		CANH	2.45		VCC		
VOH	D	Dominant		See Figure	1 and Figure 3	CANL	0.5		1.25	.,	
.,	Bus output voltage	D		V _I = 3 V,		CANH	6 S	2.3		V	
VOL		Recessive		See Figure	1 and Figure 3	CANL		2.3			
V _{OD(R)}				V _I = 0 V,	See Figure 1	327	1.5	2	3	V	
	Dominant Differential output			V _I = 0 V, See Figure 2		1.2	2	3	V		
	voltage	Decesive			V _I = 3 V, See Figure 1		-120	0	12	mV	
VOD(R)		Recessive		V _I = 3 V, No load		-0.5	-0.2	0.05	V		
lН	High-level input curr	ent		V _I = 2 V		-30			μA		
IIL	Low-level input curre	ent	nt		V _I = 0.8 V		-30			μA	
	Ch - 4 - : : 4 4 4				V _{CANH} = -2 V		-250		250	^	
los	Short-circuit output	current		V _{CANL} = 7	VCANL = 7 V		-250		250	mA	
Co	Output capacitance		Α	See receive	See receiver						
		Standby	SN65HVD230	V _(Rs) = V _C	0			370	600		
1	Cupply ourront	Sleep	SN65HVD231	V _(Rs) = V _C	C, D at VCC			0.04	1	μA	
Icc	Supply current	All devises	Dominant	V _I = 0 V,	No load	Dominant		10	17	mA	
	w	All devices	Recessive	$V_I = V_{CC}$	No load	Recessive		10	17	ША	

[†] All typical values are at 25°C and with a 3.3-V supply.

driver switching characteristics over recommended operating conditions (unless otherwise noted) SN65HVD230 and SN65HVD231

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
		V _(Rs) = 0 V		32	35	85	
tPLH	Propagation delay time, low-to-high-level output	R_S with 10 k Ω to ground] [70	125	ns
		R_S with 100 $k\Omega$ to ground] [500	870	
		V _(Rs) = 0 V	7 i		70	120	
t _{PHL}	Propagation delay time, high-to-low-level output	R_S with 10 k Ω to ground] i		130	180	ns
		R_S with 100 k Ω to ground	7 i		870	1200	
		V _(Rs) = 0 V			35		
t _{sk(p)}	Pulse skew (tpHL - tpLH)	R_S with 10 k Ω to ground	C _L = 50 pF, See Figure 4		60		ns
(-)	# 122 × 221	R_S with 100 k Ω to ground	300 rigure 4		370		
tr	Differential output signal rise time	400 2000	1 i	25	50	100	ns
t _f	Differential output signal fall time	V _(Rs) = 0 V		40	55	80	ns
tr	Differential output signal rise time		1 1	80	120	160	ns
t _f	Differential output signal fall time	R_S with 10 k Ω to ground		80	125	150	ns
tr	Differential output signal rise time		1 i	600	800	1200	ns
t _f	Differential output signal fall time	R _S with 100 k Ω to ground		600	825	1000	ns



driver switching characteristics over recommended operating conditions (unless otherwise noted) SN65HVD232

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output		- 0	35	85	ns
tPHL	Propagation delay time, high-to-low-level output		- 20	70	120	ns
t _{sk(p)}	Pulse skew (tp(HL) - tp(LH))	C _L = 50 pF, See Figure 4		35		ns
t _r	Differential output signal rise time		25	50	100	ns
t _f	Differential output signal fall time	1	40	55	80	ns

receiver electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP [†]	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	G T. L 4			750	900	mV
V _{IT} _	Negative-going input threshold voltage	See Table 1		500	650		
V _{hys}	Hysteresis voltage (V _{IT+} V _{IT})				100		mV
VOH	High-level output voltage	$-6 \text{ V} \le \text{V}_{\text{ID}} \le 500 \text{ mV}, \text{ I}_{\text{O}} = -8 \text{ mA},$	See Figure 5	2.4			.,
VOL	Low-level output voltage	e 900 mV \leq V _{ID} \leq 6 V, I _O = 8 mA, See Figure 5 $V_{IH} = 7 \text{ V}$ 100 $V_{IH} = 7 \text{ V}$, V _{CC} = 0 V Other input at 0 V, 100 $V_{IH} = -2 \text{ V}$, V _{CC} = 0 V -200 $V_{IH} = -2 \text{ V}$, V _{CC} = 0 V	0.4	V			
		V _{IH} = 7 V		100		250	
		V _{IH} = 7 V, V _{CC} = 0 V	Other input at 0 V,	100		350	μA
11	Bus input current	V _{IH} = −2 V		-200		-30	
		V _{IH} = -2 V, V _{CC} = 0 V		-100		-20	μA
Ci	CANH, CANL input capacitance	Pin-to-ground, V _I = 0.4 sin(4E6 π t) + 0.5 V	V _(D) = 3 V,		32		pF
C _{diff}	Differential input capacitance	Pin-to-pin, V _I = 0.4 sin(4E6 π t) + 0.5 V	V _(D) = 3 V,		16		pF
Rdiff	Differential input resistance	Pin-to-pin, V _(D) = 3 V		40	70	100	kΩ
R _I	CANH, CANL input resistance			20	35	50	kΩ
Icc	Supply current	See driver					10

[†] All typical values are at 25°C and with a 3.3-V supply.

receiver switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high-level output			35	50	ns
t _{PHL}	Propagation delay time, high-to-low-level output	See Figure 6		35	50	ns
t _{sk(p)}	Pulse skew (tp(HL) - tp(LH))	2 598			10	ns
tr	Output signal rise time	0.5	60	1.5		ns
t _f	Output signal fall time	See Figure 6		1.5		ns



device switching characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		V _(Rs) = 0 V,	See Figure 9		70	115	
t(LOOP1)	Total loop delay, driver input to receiver output, recessive to dominant	R_S with 10 k Ω to ground,	See Figure 9		105	175	ns
	output, recessive to dominant	R_S with 100 $k\Omega$ to ground,	See Figure 9	S 25X	535	920	
		V _(Rs) = 0 V,	See Figure 9		100	135	
t(LOOP2)	Total loop delay, driver input to receiver output, dominant to recessive	R_S with 10 k Ω to ground,	See Figure 9		155	185	ns
	output, dominant to rocessive	Re with 100 k Ω to around.	See Figure 9		830	990	

device control-pin characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS MIN		TYP	MAX	UNIT
•	SN65HVD230 wake-up time from standby mode with R _S	o = 0		0.55	1.5	μS
t(WAKE)	SN65HVD231 wake-up time from sleep mode with R _S	See Figure 8		3	5	μS
.,		-5 μA < I _(Vref) < 5 μA	0.45 V _{CC}	10	0.55 V _{CC}	
V _{ref}	Reference output voltage	-50 µA < I _(Vref) < 50 µA	0.4 V _{CC}		0.6 V _{CC}	V
I _(Rs)	Input current for high-speed	V _(Rs) < 1 V	-450		0	μA

[†] All typical values are at 25°C and with a 3.3-V supply.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Voltage and Current Definitions




Figure 2. Driver VOD







Figure 3. Driver Output Voltage Definitions



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 7 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, $t_$
 - B. CL includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions





NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 500 kHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, $t_$

B. C_L includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms





Figure 7. Overvoltage Protection

Table 1. Receiver Characteristics Over Common Mode With $V_{(Rs)} = 1.2 \text{ V}$

TPUT	R OU	VCANL	V _{CANH}	V _{ID}	VIC
	Lo	−2.45 V	–1.55 V	900 mV	–2 V
V _{OL}	L	6.55 V	8.45 V	900 mV	7 V
	La	–2 V	4 V	6 V	1 V
	L	1 V	7 V	6 V	4 V
	Н	-2.25 V	–1.75 V	500 mV	–2 V
	Н	6.75 V	7.25 V	500 mV	7 V
V _{OH}	Н	4 V	-2 V	−6 V	1 V
	Н	7 V	1 V	−6 V	4 V
1	Н	Open	Open	Х	X







Figure 8. $t_{(WAKE)}$ Test Circuit and Voltage Waveforms










Figure 9. $t_{(LOOP)}$ Test Circuit and Voltage Waveforms


NOTE: All V_I input pulses are supplied by a generator having the following characteristics: t_Γ or t_f ≤ 6 ns, Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle







BUS INPUT CURRENT ٧S 400





LOW-LEVEL OUTPUT VOLTAGE 160 OL- Driver Low-Level Output Current - mA 140 120 100 80 60 40 20 0 0 V_{O(CANL)}- Low-Level Output Voltage - V

Figure 13


DRIVER LOW-LEVEL OUTPUT CURRENT


TEXAS INSTRUMENTS www.ti.com





RECEIVER LOW-TO-HIGH PROPAGATION DELAY TIME





DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME

FREE-AIR TEMPERATURE tPLH - Driver Low-to-High Propagation Delay Time - ns 55 R_S = 0 V_{CC} = 3 V 50 45 40 V_CC = 3.3 V 35 V_{CC} = 3.6 V 30 25 20 15 10 -55 -40 70 125 25 85 T_A – Free-Air Temperature – °C

DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME






Figure 19

DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME

Figure 18



DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME





DRIVER LOW-TO-HIGH PROPAGATION DELAY TIME

FREE-AIR TEMPERATURE tPLH - Driver Low-to-High Propagation Delay Time - ns 800 $R_S = 100 \text{ k}\Omega$ 700 $V_{CC} = 3V$ 600 V_{CC} = 3.3 V 500 V_{CC} = 3.6 V 400 300 200 100 -55 -40 0 25 70 85 125 TA - Free-Air Temperature - °C

Figure 22

DRIVER HIGH-TO-LOW PROPAGATION DELAY TIME





Figure 23

DRIVER OUTPUT CURRENT vs SUPPLY VOLTAGE



DIFFERENTIAL DRIVER OUTPUT FALL TIME $_{
m VS}$ SOURCE RESISTANCE (R $_{
m s}$)




Figure 25



REFERENCE VOLTAGE vs REFERENCE CURRENT




Figure 26

APPLICATION INFORMATION

This application provides information concerning the implementation of the physical medium attachment layer in a CAN network according to the ISO 11898 standard. It presents a typical application circuit and test results, as well as discussions on slope control, total loop delay, and interoperability in 5-V systems.

introduction

ISO 11898 is the international standard for high-speed serial communication using the controller area network (CAN) bus protocol. It supports multimaster operation, real-time control, programmable data rates up to 1 Mbps, and powerful redundant error checking procedures that provide reliable data transmission. It is suited for networking *intelligent* devices as well as sensors and actuators within the rugged electrical environment of a machine chassis or factory floor. The SN65HVD230 family of 3.3-V CAN transceivers implement the lowest layers of the ISO/OSI reference model. This is the interface with the physical signaling output of the CAN controller of the Texas Instruments TMS320Lx240x 3.3–V DSPs, as illustrated in Figure 27.






Figure 27. The Layered ISO 11898 Standard Architecture

The SN65HVD230 family of CAN transceivers are compatible with the ISO 11898 standard; this ensures interoperability with other standard-compliant products.

application of the SN65HVD230

Figure 28 illustrates a typical application of the SN65HVD230 family. The output of a DSP's CAN controller is connected to the serial driver input, pin D, and receiver serial output, pin R, of the transceiver. The transceiver is then attached to the differential bus lines at pins CANH and CANL. Typically, the bus is a twisted pair of wires with a characteristic impedance of $120\,\Omega$, in the standard half-duplex multipoint topology of Figure 29. Each end of the bus is terminated with $120-\Omega$ resistors in compliance with the standard to minimize signal reflections on the bus.






Figure 28. Details of a Typical CAN Node




Figure 29. Typical CAN Network

The SN65HVD230/231/232 3.3-V CAN transceivers provide the interface between the 3.3-V TMS320Lx2403/6/7 CAN DSPs and the differential bus line, and are designed to transmit data at signaling rates up to 1 Mbps as defined by the ISO 11898 standard.

features of the SN65HVD230, SN65HVD231, and SN65HVD232

The SN65HVD230/231/232 are pin-compatible (but not functionally identical) with one another and, depending upon the application, may be used with identical circuit boards.

These transceivers feature 3.3-V operation and standard compatibility with signaling rates up to 1 Mbps, and also offer 16-kV HBM ESD protection on the bus pins, thermal shutdown protection, bus fault protection, and open-circuit receiver failsafe. The fail-safe design of the receiver assures a logic high at the receiver output if the bus wires become open circuited. If a high ambient operating environment temperature or excessive output current result in thermal shutdown, the bus pins become high impedance, while the D and R pins default to a logic high.



features of the SN65HVD230, SN65HVD231, and SN65HVD232 (continued)

The bus pins are also maintained in a high-impedance state during low V_{CC} conditions to ensure glitch-free power-up and power-down bus protection for hot-plugging applications. This high-impedance condition also means that an unpowered node does not disturb the bus. Transceivers without this feature usually have a very low output impedance. This results in a high current demand when the transceiver is unpowered, a condition that could affect the entire bus.

operating modes

R_S (pin 8) of the SN65HVD230 and SN65HVD231 provides for three different modes of operation: high-speed mode, slope-control mode, and low-power mode.

high-speed

The high-speed mode can be selected by applying a logic low to R_S (pin 8). The high-speed mode of operation is commonly employed in industrial applications. High-speed allows the output to switch as fast as possible with no internal limitation on the output rise and fall slopes. The only limitations of the high-speed operation are cable length and radiated emission concerns, each of which is addressed by the slope control mode of operation.

If the low-power standby mode is to be employed in the circuit, direct connection to a DSP output pin can be used to switch between a logic-low level (< 1 V) for high speed operation, and the logic-high level ($> 0.75 \text{ V}_{CC}$) for standby. Figure 30 shows a typical DSP connection, and Figure 31 shows the HVD230 driver output signal in high-speed mode on the CAN bus.




Figure 30. R_S (Pin 8) Connection to a TMS320LF2406/07 for High Speed/Standby Operation



high-speed (continued)




Figure 31. Typical High Speed SN65HVD230 Output Waveform Into a 60-Ω Load

slope control

Electromagnetic compatibility is essential in many applications using unshielded bus cable to reduce system cost. To reduce the electromagnetic interference generated by fast rise times and resulting harmonics, the rise and fall slopes of the SN65HVD230 and SN65HVD231 driver outputs can be adjusted by connecting a resistor from R_S (pin 8) to ground or to a logic low voltage, as shown in Figure 32. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k Ω to achieve a \approx 15 V/ \parallel s slew rate, and up to 100 k Ω to achieve a \approx 2.0 V/ \parallel s slew rate as displayed in Figure 33. Typical driver output waveforms from a pulse input signal with and without slope control are displayed in Figure 34. A pulse input is used rather than NRZ data to clearly display the actual slew rate.




Figure 32. Slope Control/Standby Connection to a DSP






Figure 33. HVD230 Driver Output Signal Slope vs Slope Control Resistance Value




Figure 34. Typical SN65HVD230 250-kbps Output Pulse Waveforms With Slope Control



SLOS346G - MARCH 2001 - REVISED JUNE 2002

APPLICATION INFORMATION

standby mode (listen only mode) of the HVD230

If a logic high ($> 0.75 \, V_{CC}$) is applied to R_S (pin 8) in Figures 30 and 32, the circuit of the SN65HVD230 enters a low-current, *listen only* standby mode, during which the driver is switched off and the receiver remains active. In this *listen only* state, the transceiver is completely passive to the bus. It makes no difference if a slope control resistor is in place as shown in Figure 32. The DSP can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage $> 900 \, \text{mV}$ typical) occurs on the bus. The DSP, sensing bus activity, reactivates the driver circuit by placing a logic low ($< 1.2 \, \text{V}$) on R_S (pin 8).

the babbling idiot protection of the HVD230

Occasionally, a runaway CAN controller unintentionally sends messages that completely tie up the bus (what is referred to in CAN jargon as a babbling idiot). When this occurs, the DSP can engage the *listen-only* standby mode to disengage the driver and release the bus, even when access to the CAN controller has been lost. When the driver circuit is deactivated, its outputs default to a high-impedance state.

sleep mode of the HVD231

The unique difference between the SN65HVD230 and the SN65HVD231 is that both driver and receiver are switched off in the SN65HVD231 when a logic high is applied to R_S (pin 8). The device remains in a very low power-sleep mode until the circuit is reactivated with a logic low applied to R_S (pin 8). While in this sleep mode, the bus-pins are in a high-impedance state, while the D and R pins default to a logic high.

loop propagation delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input to the differential outputs, plus the delay from the receiver inputs to its output.

The loop delay of the transceiver displayed in Figure 35 increases accordingly when slope control is being used. This increased loop delay means that the total bus length must be reduced to meet the CAN bit-timing requirements of the overall system. The loop delay becomes ≈ 100 ns when employing slope control with a $10\text{-k}\Omega$ resistor, and ≈ 500 ns with a $100\text{-k}\Omega$ resistor. Therefore, considering that the rule-of-thumb propagation delay of typical bus cable is 5 ns/m, slope control with the $100\text{-k}\Omega$ resistor decreases the allowable bus length by the difference between the 500-ns max loop delay and the loop delay with no slope control, 70.7 ns. This equates to (500-70.7 ns)/5 ns, or approximately 86 m less bus length. This slew-rate/bus length trade-off to reduce electromagnetic interference to adjoining circuits from the bus can also be solved with a quality shielded bus cable.






Figure 35. 70.7-ns Loop Delay Through the HVD230 With $R_S = 0$



interoperability with 5-V CAN systems

It is essential that the 3.3-V HVD230 family performs seamlessly with 5-V transceivers because of the large number of 5-V devices installed. Figure 36 displays a test bus of a 3.3-V node with the HVD230, and three 5-V nodes: one for each of TI's SN65LBC031 and UC5350 transceivers, and one using a competitor X250 transceiver.




Figure 36. 3.3-V/5-V CAN Transceiver Test Bed






Figure 37. The HVD230's Input, CAN Bus, and X250's RXD Output Waveforms

Figure 37 displays the HVD230's input signal, the CAN bus, and the competitor X250's receiver output waveforms. The input waveform from the Tektronix HFS-9003 Pattern Generator in Figure 36 to the HVD230 is a 250-kbps pulse for this test. The circuit is monitored with Tektronix P6243, 1-GHz single-ended probes in order to display the CAN dominant and recessive bus states.

Figure 37 displays the 250-kbps pulse input waveform to the HVD230 on channel 1. Channels 2 and 3 display CANH and CANL respectively, with their recessive bus states overlaying each other to clearly display the dominant and recessive CAN bus states. Channel 4 is the receiver output waveform of the competitor X250.




MECHANICAL DATA

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright | 2002, Texas Instruments Incorporated