

# **INS8251 Programmable Communication Interface**

# General Description 10007?


The INS8251 is a programmable Universal Synchronous/ Asynchronous Receiver/Transmitter (USART) chip contained in a standard 28-pin dual-in-line package. The chip, which is fabricated using N-channel silicon gate technology, functions as a serial data input/output interface in National Semiconductor's N8080 microcomputer family. The functional configuration of the INS8251 is programmed by the system software for maximum flexibility, thereby allowing the system to receive and transmit virtually any serial data communication signal presently in use (including IBM Bisync).

The INS8251 can be programmed to receive and transmit either synchronous or asynchronous serial data. The INS8251 performs serial-to-parallel conversion on data characters received from an input/output device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the INS8251 at any time during the functional operation. Status information reported includes the type and the condition of the transfer operations being performed by the INS8251, as well as any transmission error conditions (parity, overrun, or framing).

#### **Features**

- Synchronous and Asynchronous Full Duplex Operations
- Synchronous Mode Capabilities
  - Selectable 5- to 8-Bit Characters
  - Internal or External Character Synchronization
  - Automatic Sync Insertion
- Asynchronous Mode Capabilities
  - Selectable 5- to 8-Bit Characters
  - 3 Selectable Clock Rates (1x, 16x or 64x the Baud Rate)
  - Line Break Detection and Generation
  - 1-, 11/2-, or 2-Stop Bit Detection and Generation
  - False Start Bit Detection
- Baud Rates
  - DC to 56k Baud (Synchronous Mode)
  - DC to 9.6k Baud (Asynchronous Mode)
- Transmission Error Detection Capabilities
  - Parity
  - Overrun
  - Framing
- Double Buffering of Data
- TTL Compatible
- Single TTL Clock
- Reduces System Component Count
- MICROBUS<sup>TM</sup>\* Compatible

# **INS8251 MICROBUS Configuration**



\*Trademark, National Semiconductor Corp.

T-3642

ORIG

# **Absolute Maximum Ratings**

| Ambient Temperature Under Bias            | 0°C to +70°C    |
|---|-----------------|
| Storage Temperature                       | -65°C to +150°C |
| Voltage on Any Pin with Respect to Ground |                 |
| Power Dissipation                         | 1 Watt          |

Note: Maximum ratings indicate limits beyond which permanent damage may occur. Continuous operation at these limits is not intended and should be limited to those conditions specified under dc electrical characteristics.

### **DC Electrical Characteristics**

 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5.0 \text{ V} \pm 5\%; \text{ GND} = 0 \text{ V}$ 


| Symbol          | Parameter            | Min  | Тур | Max             | Unit                     | Test Conditions   |
|-----------------|----------------------|------|-----|-----------------|--------------------------|---|
| VIL             | Input Low Voltage    | -0.5 |     | 0.8             | ٧                        |   |
| V <sub>IH</sub> | Input High Voltage   | 2.0  |     | V <sub>CC</sub> | V                        |   |
| V <sub>OL</sub> | Output Low Voltage   |      |     | 0.45            | V                        | I <sub>OL</sub> = 1.6 mA  |
| V <sub>OH</sub> | Output High Voltage  | 2.4  |     |                 | ٧                        | I <sub>OH</sub> = -100 μA                                       |
| I <sub>DL</sub> | Data Bus Leakage     |      |     | -50<br>10       | μ <b>Α</b><br>μ <b>Α</b> | V <sub>OUT</sub> = 0.45 V<br>V <sub>OUT</sub> = V <sub>CC</sub> |
| I <sub>IL</sub> | Input Leakage        |      |     | 10              | μΑ                       | V <sub>IN</sub> = V <sub>CC</sub>                               |
| Icc             | Power Supply Current |      | 45  | 80              | mA                       |   |

## Capacitance


 $T_A = 25^{\circ}C; V_{CC} = GND = 0 V$ 

| Symbol           | Parameter         | Min | Тур | Max | Unit | Test Conditions                  |
|------------------|-------------------|-----|-----|-----|------|----------------------------------|
| C <sub>IN</sub>  | Input Capacitance |     |     | 10  | pF   | f <sub>C</sub> = 1 MHz           |
| C <sub>I/O</sub> | I/O Capacitance   |     |     | 20  | pF   | Unmeasured pins returned to GND. |

### **Test Load Circuit**



Typical △ Output Delay vs. △ Capacitance (pF)




### **AC Electrical Characteristics**


 $T_A = 0^{\circ}C \text{ to } +70^{\circ}C; V_{CC} = 5.0 \text{ V} \pm 5\%; \text{GND} = 0 \text{ V}$ 

| Symbol                          | Parameter  | Min          | Max                 | Unit            | Test Conditions         |
|---------------------------------|--|--------------|---------------------|-----------------|-------------------------|
| BUS PA                          | ARAMETERS (Note 1) vole  | <u> </u>     | 1                   |                 |                         |
| t <sub>AR</sub>                 | Address Stable Before $\overline{READ}$ ( $\overline{CS}$ , $C/\overline{D}$ ) | 50           |                     | ns              | Τ                       |
| t <sub>RA</sub>                 | Address Hold Time for READ (CS, C/D)   | 5            |                     | ns              |                         |
| t <sub>RB</sub>                 | READ Pulse Width   | 430          |                     | ns              |                         |
| t <sub>RD</sub>                 | Data Delay from READ   | <del> </del> | 350                 | ns              | C <sub>L</sub> = 100 pF |
| t <sub>DF</sub>                 | READ to Data Floating  |              | 200                 | ns              | C <sub>1</sub> = 100 pF |
|                                 |  | 25           |                     | ns              | C <sub>L</sub> = 15pF   |
| <sup>t</sup> RV                 | Recovery Time Between WRITES (Note 2)  | 6            |                     | t <sub>CY</sub> |                         |
| Write C                         | ycle   |              |                     |                 |                         |
| t <sub>AW</sub>                 | Address Stable Before WRITE  | 20           |                     | ns              |                         |
| twA                             | Address Hold Time for WRITE  | 20           |                     | ns              |                         |
| tww                             | WRITE Pulse Width  | 400          |                     | ns              |                         |
| † <sub>DW</sub>                 | Data Set-Up Time for WRITE   | 200          |                     | ns              |                         |
| t <sub>WD</sub>                 | Data Hold Time for WRITE   | 40           |                     | ns              |                         |
| OTHER                           | TIMINGS  |              |                     |                 |                         |
| t <sub>CY</sub>                 | Clock Period (Note 3)  | 0.420        | 1.35                | μs              |                         |
| t <sub>ø</sub> W                | Clock Pulse Width  | 220          | 0.7 t <sub>CY</sub> | ns              |                         |
| t <sub>R</sub> , t <sub>F</sub> | Clock Rise and Fall Time   | 0            | 50                  | ns              |                         |
| t <sub>DTx</sub>                | TxD Delay from Falling Edge of TxC   |              | 1                   | μs              | C <sub>L</sub> = 100 pF |
| t <sub>SRx</sub>                | Rx Data Set-Up Time to Sampling Pulse  | 2            |                     | μs              | C <sub>L</sub> = 100 pF |
| t <sub>HRx</sub>                | Rx Data Hold Time to Sampling Pulse  | 2            |                     | μs              | C <sub>L</sub> = 100 pF |
| f <sub>Tx</sub>                 | Transmitter Input Clock Frequency  |              |                     |                 |                         |
|                                 | 1x Baud Rate<br>16x and 64x Baud Rate  | DC           | 56<br>520           | kHz<br>kHz      |                         |
| t <sub>TPW</sub>                | Transmitter Input Clock Pulse Width  | DC           | 320                 | KIIZ            |                         |
| LIPW                            | 1x Baud Rate   | 12           |                     | tCY             |                         |
|                                 | 16x and 64x Baud Rate  | 1            |                     | t <sub>CY</sub> |                         |
| t <sub>TPD</sub>                | Transmitter Input Clock Pulse Delay  |              |                     |                 |                         |
|                                 | 1x Baud Rate<br>16x and 64x Baud Rate  | 15           |                     | t <sub>CY</sub> |                         |
| f <sub>Rx</sub>                 | Receiver Input Clock Frequency   | _            |                     | tCA             |                         |
| 'Hx                             | 1x Baud Rate   | DC           | 56                  | kHz             |                         |
|                                 | 16x and 64x Baud Rate  | DC           | 520                 | kHz             |                         |
| t <sub>RPW</sub>                | Receiver Input Clock Pulse Width   |              |                     |                 |                         |
|                                 | 1x Baud Rate   | 12           |                     | t <sub>CY</sub> |                         |
| tn==                            | 16x and 64x Baud Rate  Receiver Input Clock Pulse Delay                        | 1            |                     | t <sub>CY</sub> |                         |
| <sup>t</sup> RPD                | 1x Baud Rate   | 15           |                     | t <sub>CY</sub> |                         |
|                                 | 16x and 64x Baud Rate  | 3            |                     | tcy             |                         |
| t <sub>Tx</sub>                 | TxRDY Delay from Center of Data Bit  |              | 16                  | tcY             | C <sub>L</sub> = 50 pF  |
| t <sub>Rx</sub>                 | RxRDY Delay from Center of Data Bit  |              | 20                  | t <sub>CY</sub> |                         |
| t <sub>IS</sub>                 | Internal SYNDET Delay from Center of Data Bit                                  |              | 25                  | t <sub>CY</sub> |                         |
| t <sub>ES</sub>                 | Internal SYNDET Set-Up Time Before Falling Edge of RxC                         |              | 16                  | t <sub>CY</sub> |                         |
| t <sub>T×E</sub>                | TxEMPTY Delay from Center of Data Bit  |              | 16                  | t <sub>CY</sub> | C <sub>L</sub> = 50 pF  |
| twc                             | Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)                        | ļ <u>.</u>   | 16                  | t <sub>CY</sub> |                         |
| tCR                             | Control to READ Set-Up Time (DSR, CTS)   | <u> </u>     | 16                  | tcy             |                         |

#### NOTES:

- 1. AC timings measured at  $V_{OH}$  = 2.0 V,  $V_{OL}$  = 0.8 V, and with test load circuit of page 2.
- This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART. Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.
   The TxC and RxC frequencies have the following limitations with respect to CLK: for 1x Baud Rate, f<sub>Tx</sub> or f<sub>Rx</sub> ≤ 1/30 t<sub>CY</sub>) for 16x and 64x Baud Rate, f<sub>Tx</sub> or f<sub>Rx</sub> ≤ 1/4.5 t<sub>CY</sub>)
   Reset Pulse Width = 6 tox, minimum
- 4. Reset Pulse Width = 6 t<sub>CY</sub> minimum.





### **INS8251 Functional Pin Definitions**

The following describes the function of all the INS8251 input/output pins. Some of these descriptions reference internal circuits.

#### INPUT SIGNALS

Chip Select  $(\overline{CS})$ : When low (logic 0), the chip is selected. This enables communication between the INS8251 and the INS8080A microprocessor.

Read (RD): When low, allows the INS8080A to read data or status information from the INS8251.

Write (WR): When low, allows the INS8080A to write data or control words into the INS8251.

Control/Data (C/ $\overline{D}$ ): Used in conjunction with an active  $\overline{RD}$  or  $\overline{WR}$  input (logic 0) to determine overall device operation as indicated below.

| CS | C/D | ŔĎ | WR | Operation                            |
|----|-----|----|----|--------------------------------------|
| 0  | 0   | 0  | 1  | Data character read from INS8251     |
| 0  | 0   | 1  | 0  | Data character written into INS8251  |
| 0  | 1   | 0  | 1  | Status information read from INS8251 |
| 0  | 1   | 1  | 0  | Control word written into INS8251    |
| 1  | х   | x  | х  | Device not selected                  |

Reset: When high (logic 1), places the INS8251 in the idle mode. The device remains in this mode until a new set of control words is written into the INS8251 to program its functional definition. Minimum Reset pulse width is  $6\,t_{CY}$ .

Clock (CLK): TTL clock that is used to generate internal timing signals for the INS8251. The minimum frequency of the CLK input is 30 times the receiver/transmitter clock frequency for the synchronous mode, and 4.5 times the receiver/transmitter clock frequency for the asynchronous mode. The CLK input is normally connected to the  $\phi_2$  (TTL) output of the INS8224 Clock Generator and Driver device.

Transmitter Clock ( $\overline{TxC}$ ): This clock input controls the rate at which a data character is to be transmitted. The frequency of the  $\overline{TxC}$  input is equal to the Baud Rate for the synchronous mode, and is a multiple (1x, 16x or 64x) of the Baud Rate for the asynchronous mode. A portion of the Mode Instruction Word (see figure) selects the value of the Baud Rate Factor when in the asynchronous mode. Transmitter Data are clocked out of the INS8251 on the falling edge of the  $\overline{TxC}$  input.

Data Set Ready (DSR): General-purpose input whose condition can be tested by the INS8080A using a status read operation. However, a low-level DSR input is normally used to test data set ready conditions.

Clear to Send ( $\overline{\text{CTS}}$ ): If low when the TxEN bit (D<sub>0</sub>) of the Command Instruction Control Word (see figure) is set high, enables the INS8251 to transmit serial data.

Receiver Data (RxD): Serial data input from a MODEM or an input/output device.

Receiver Clock ( $\overline{RxC}$ ): This clock input controls the rate at which a data character is to be received. The frequency and selection of the  $\overline{RxC}$  input is as described above for the  $\overline{TxC}$  input. Receiver data are clocked into the INS8251 on the rising edge of the  $\overline{RxC}$  input.

Vcc: +5-volt supply.

Ground: 0-volt reference.

### **OUTPUT SIGNALS**

Data Terminal Ready (DTR): General-purpose output which can be set to an active low by programming the DTR bit (D<sub>1</sub>) of the Command Instruction Control Word. However, a low-level DTR output is normally used for data terminal ready or rate select control.

Request to Send ( $\overline{RTS}$ ): General-purpose output which can be set to an active low by programming the  $\overline{RTS}$  bit (D<sub>5</sub>) of the Command Instruction Control Word. However, the RTS output is normally used for request to send control in the transmit mode.

Transmitter Data (TxD): Composite serial data output to a MODEM or input/output device. The TxD output is held in the marking state (logic 1) upon a Reset operation.

Transmitter Ready (TxRDY): When high, alerts the INS8080A that the transmitter is ready to accept a data character. The TxRDY output, which is automatically reset whenever a character is written into the INS8251, can be used as an interrupt to the system. For polled operation, the condition of the TxRDY signal can be tested by the INS8080A using a status read operation.

Transmitter Empty (TxE): Goes high to indicate the end of a transmit mode. The TxE output is automatically reset whenever a character is written into the INS8251. In the synchronous mode, a high-level TxE output indicates that a character has not been loaded, the trans-

mitter buffer is empty, and the sync character(s) of a data block are soon to be transmitted automatically as fillers.

Receiver Ready (RxRDY): When high, alerts the INS8080A that the receiver contains a data character that is ready to be input to the CPU. The RxRDY output, which is automatically reset whenever a character is read from the INS8251, can be used as an interrupt to the system. For polled operation, the condition of the RxRDY signal can be tested by the INS8080A using a status read operation.

#### INPUT/OUTPUT SIGNALS


Data (D<sub>7</sub> - D<sub>0</sub>) Bus: This bus comprises eight TRI-STATE input/output lines. The bus provides bidirectional communications between the INS8251 and the INS8080A. Data are routed to or from the internal data bus buffer upon execution of an INS8080A OUT or IN instruction, respectively. In addition, control words, command words and status information are transferred through the data bus buffer.


Sync Detect (SYNDET): This pin may be used in the synchronous mode only. System software can program SYNDET as either an input or an output. When used as an output (internal sync detect mode), a high-level SYNDET indicates that the INS8251 has detected sync character(s) in the received serial data. The SYNDET output is automatically reset upon a status read operation by the INS8080A. When used as an input (external sync detect mode), a high-level SYNDET causes the INS8251 to start assembling data characters on the falling edge of the next RxC input.

## **INS8251 Programming**


The system software uses a Mode Instruction Control Word and a Command Instruction Control Word (see figures) to establish the complete functional definition of the INS8251. These control words must immediately follow an internal or external reset operation. Once the Mode Instruction Control Word has been written into the INS8251 by the CPU, sync characters (when applicable) or Command Instruction Control Words may be inserted as shown in the typical data block transfer diagram.

### **Pin Configuration**






#### **ASYNCHRONOUS MODE**




SYNCHRONOUS MODE

#### mode instruction control word format




#### command instruction control word format



typical data block transfer


### INS8251 Status

The INS8251 has provisions for allowing the programmer to read the status of the device at any time during the functional operation. When the  $C/\overline{D}$  input is a high-level, a normal read operation is executed to read this status information. The figure below shows the bits in the Status Read Word format. Since some of the status word bits have identical meaning to external output pins, the INS8251 can be used in a completely polled environment or in an interrupt driven environment.



status read word format

## **Physical Dimensions**





National Semiconductor GmbH Elsenheimerstrasse 61-11 8000 Munchen 21 West Germany Tel (089)576091 TWX (910)339-9240 Telex 05-22772

NS International Inc., Japan Miyake Building 1-9 Yotsuya: Shinjuku-ku: 160 Tokyo Japan Tel (03)355-3711 TWX 232-2015 NSCJ J

(Hong Kong) Ltd. 8th Floor Cheung Kong Electronic Bldg 4 Hing Yip Street Kwun Tong Kowlition Hong Kong Tel 3-899235 Telex 43866 NSEHK HX Cable NATSEMI

NS Electronics Do Brasil Avda Brigadeiro Fana Lima 844 11 Andar Comunito 1104 Jardim Paulistano

NS Electronics Pty. Ltd. Cnr Stud Rd & Mtn H Bayswater, Victoria 3153 Telex 1121008 Cabine Sao Paolo Telex 32096

National does not assume any responsibility for use of any occurry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry