


- 16,384 X 4 Organization
- Single +5-V Supply (10% Tolerance)
- Performance Ranges:


	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE (MIN)	READ- MODIFY- WRITE CYCLE (MIN)
	ROW ADDRESS (MAX)	COLUMN ADDRESS (MAX)	WRITE CYCLE (MIN)	WRITE CYCLE (MIN)
'4416-12	120 ns	70 ns	230 ns	320 ns
'4416-15	150 ns	80 ns	260 ns	330 ns
'4416-20	200 ns	120 ns	330 ns	440 ns

- Available Temperature Ranges\*:  
 - S . . . -55°C to 100°C  
 - E . . . -40°C to 85°C  
 - L . . . 0°C to 70°C
- Long Refresh Period . . . 4 milliseconds
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or  $\bar{G}$  to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation  
 - Operating . . . 200 mW (TYP)  
 - Standby . . . 17.5 mW (TYP)
- New SMOS (Scaled-MOS) N-Channel Technology

TMS4416 . . . NL PACKAGE  
SMJ4416 . . . JD PACKAGE  
(TOP VIEW)



TMS4416 . . . FPL PACKAGE  
(TOP VIEW)      SMJ4416 . . . FG PACKAGE  
(TOP VIEW)



PIN NOMENCLATURE	
A0-A7	Address Inputs
CAS	Column Address Strobe
DQ1-DQ4	Data In/Data Out
$\bar{G}$	Output Enable
$\bar{RAS}$	Row Address Strobe
VDD	+5-V Supply
VSS	Ground
$\bar{W}$	Write Enable

description

The '4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The '4416 features  $\bar{RAS}$  access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single +5-V supply, reducing system power supply and decoupling requirements, and easing board layout.  $I_{DD}$  peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with  $\bar{RAS}$  in order to retain data. CAS can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

\* M temperature range (-55°C to 125°C) to be available in future.

PRODUCT PREVIEW

Copyright © 1984 by Texas Instruments Incorporated

This document contains information on a product under development. Texas Instruments reserves the right to change or discontinue this product without notice.

TEXAS  
INSTRUMENTS

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

# TMS4416, SMJ4416

## 16,384-WORD BY 4-BIT DYNAMIC RAM

The TMS4416 is offered in 18-pin plastic dual-in line and 18-pin plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The SMJ4416 is offered in 18-pin ceramic side-braze dual-in-line and 18-pin ceramic chip carrier packages. It is available in -55°C to 100°C and -40°C to 85°C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 300-mil (7,62 mm) centers.

### operation

#### address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe ( $\overline{\text{RAS}}$ ). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe ( $\overline{\text{CAS}}$ ). All addresses must be stable on or before the falling edges of  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$ .  $\overline{\text{RAS}}$  is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder.  $\overline{\text{CAS}}$  is used as a chip select activating the column decoder and the input and output buffers.

#### write enable ( $\overline{\text{W}}$ )

The read or write mode is selected through the write enable ( $\overline{\text{W}}$ ) input. A logic high on the  $\overline{\text{W}}$  input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When  $\overline{\text{W}}$  goes low prior to  $\overline{\text{CAS}}$ , data-out will remain in the high-impedance state allowing a write cycle with  $\overline{\text{G}}$  grounded.

#### data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{W}}$  strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle,  $\overline{\text{W}}$  is brought low prior to  $\overline{\text{CAS}}$  and the data is strobed in by  $\overline{\text{CAS}}$  with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle,  $\overline{\text{CAS}}$  will already be low, thus the data will be strobed in by  $\overline{\text{W}}$  with setup and hold times referenced to this signal. In delayed or read-modify-write,  $\overline{\text{G}}$  must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

#### data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series 54/74 TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until  $\overline{\text{CAS}}$  is brought low. In a read cycle the output goes active after the access time interval  $t_{a(C)}$  that begins with the negative transition of  $\overline{\text{CAS}}$  as long as  $t_{a(R)}$  and  $t_{a(E)}$  are satisfied. The output becomes valid after the access time has elapsed and remains valid while  $\overline{\text{CAS}}$  and  $\overline{\text{G}}$  are low.  $\overline{\text{CAS}}$  or  $\overline{\text{G}}$  going high returns it to a high impedance state. In an early-write cycle, the output is always in the high impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing  $\overline{\text{G}}$  high prior to applying data, thus satisfying  $t_{GHD}$ .

#### output enable ( $\overline{\text{G}}$ )

The  $\overline{\text{G}}$  controls the impedance of the output buffers. When  $\overline{\text{G}}$  is high, the buffers will remain in the high impedance state. Bringing  $\overline{\text{G}}$  low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until  $\overline{\text{G}}$  or  $\overline{\text{CAS}}$  is brought high.

#### refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless  $\overline{\text{CAS}}$  is applied, the  $\overline{\text{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with  $\overline{\text{RAS}}$  causes all bits in each row to be refreshed.  $\overline{\text{CAS}}$  can remain high (inactive) for this refresh sequence to conserve power.


**page mode**

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and  $\overline{\text{RAS}}$  are applied to multiple  $16\text{K} \times 4$  RAMs.  $\overline{\text{CAS}}$  is then decoded to select the proper RAM.

**power-up**

After power-up, the power supply must remain at its steady-state value for 1 ms. In addition, the  $\overline{\text{RAS}}$  input must remain high for  $100 \mu\text{s}$  immediately prior to initialization. Initialization consists of performing eight  $\overline{\text{RAS}}$  cycles before proper device operation is achieved.


**logic symbol†**



†This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 10-1.

**TMS4416, SMJ4416  
16,384-WORD BY 4-BIT DYNAMIC RAM**

functional block diagram



4

Dynamic RAM and Memory Support Devices

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Voltage on any pin except V <sub>DD</sub> and data out (see Note 1)	-1.5 V to 10 V
Voltage on V <sub>DD</sub> supply and data out with respect to V <sub>SS</sub>	-1 V to 6 V
Short circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range: TMS'	0°C to 70°C
Operating case temperature range: SMJ' - S version	-55°C to 100°C
- E version	-40°C to 85°C
Storage temperature range	-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to V<sub>SS</sub>.

**recommended operating conditions**

PARAMETER		TMS4416			UNIT
		MIN	NOM	MAX	
Supply voltage, $V_{DD}$		4.5	5	5.5	V
Supply voltage, $V_{SS}$		0			V
High-level input voltage, $V_{IH}$	$V_{DD} = 4.5$ V	2.4	4.8		V
	$V_{DD} = 5.5$ V	2.4	5.8		V
Low-level input voltage, $V_{IL}$ (see Note 2)		$V_{IK}$	0.8		V
Operating free-air temperature, $T_A$		0	70		°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	TMS4416-12			UNIT
			MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$	Input clamp voltage	$I_I = -15$ mA, see Figure 1			-1.2	V
$V_{OH}$	High-level output voltage	$I_{OH} = -2$ mA	2.4			V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4.2$ mA			0.4	V
$I_I$	Input current (leakage)	$V_I = 0$ V to 5.8 V, $V_{DD} = 5$ V, All other pins = 0 V			±10	µA
$I_O$	Output current (leakage)	$V_O = 0.4$ V to 5.5 V, $V_{DD} = 5$ V, $\overline{CAS}$ high			±10	µA
$I_{DD1}$	Average operating current during read or write cycle	At $t_c =$ minimum cycle			54	mA
$I_{DD2}^{\ddagger}$	Standby current	After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high	3.5	5		mA
$I_{DD3}$	Average refresh current	$t_c =$ minimum cycle, $\overline{RAS}$ cycling, $\overline{CAS}$ high			46	mA
$I_{DD4}$	Average page-mode current	$t_c(P) =$ minimum cycle, $\overline{RAS}$ low, $\overline{CAS}$ cycling			46	mA

<sup>†</sup>All typical values are at  $T_A = 25^\circ\text{C}$  and nominal supply voltages.

<sup>‡</sup> $V_{IL} \geq -0.6$  V on all inputs.

4

Dynamic RAM and Memory Support Devices

# TMS4416

## 16,384-WORD BY 4-BIT DYNAMIC RAM

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TMS4416-15			TMS4416-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -15 mA, see Figure 1			-1.2			V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA			2.4			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			V	
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All other pins = 0 V			±10			μA	
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, $\overline{\text{CAS}}$ high			±10			μA	
I <sub>DD1</sub>	Average operating current during read or write cycle	At t <sub>c</sub> = minimum cycle			40	48	35	42	mA
I <sub>DD2</sub> ‡	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high			3.5	5	3.5	5	mA
I <sub>DD3</sub>	Average refresh current	t <sub>c</sub> = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high			25	40	21	34	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>c</sub> (P) = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling			25	40	21	34	mA

†All typical values are at T<sub>A</sub> = 25°C and nominal supply voltages.

‡V<sub>IL</sub> ≥ -0.6 V on all inputs.

capacitance over recommended supply voltage range and operating free-air temperature range, f = 1 MHz

PARAMETER	TMS4416		UNIT
	TYP†	MAX	
C <sub>i(A)</sub>	Input capacitance, address inputs		pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		pF
C <sub>i(W)</sub>	Input capacitance, write enable input		pF
C <sub>i/o</sub>	Input/output capacitance, data ports		pF

†All typical values are at T<sub>A</sub> = 25°C and nominal supply voltages.

4 Dynamic RAM and Memory Support Devices

switching characteristics over recommended supply voltage range and operating free-air temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4416-12		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from $\overline{CAS}$	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{CAC}$		70	ns
$t_{a(R)}$ Access time from $\overline{RAS}$	$t_{RLCL} = MAX$ , $C_L = 100$ pF Load = 2 Series 74 TTL gates	$t_{RAC}$		120	ns
$t_{a(G)}$ Access time after $\overline{G}$ low	$C_L = 100$ pF, Load = 2 Series 74 TTL gates			30	ns
$t_{dis(CH)}$ Output disable time after $\overline{CAS}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{OFF}$	0	30	ns
$t_{dis(G)}$ Output disable time after $\overline{G}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates		0	30	ns

4

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	TMS4416-15		TMS4416-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from $\overline{CAS}$	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{CAC}$		80		120	ns
$t_{a(R)}$ Access time from $\overline{RAS}$	$t_{RLCL} = MAX$ , $C_L = 100$ pF Load = 2 Series 74 TTL gates	$t_{RAC}$		150		200	ns
$t_{a(G)}$ Access time after $\overline{G}$ low	$C_L = 100$ pF, Load = 2 Series 74 TTL gates			40		50	ns
$t_{dis(CH)}$ Output disable time after $\overline{CAS}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{OFF}$	0	30	0	40	ns
$t_{dis(G)}$ Output disable time after $\overline{G}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates		0	30	0	40	ns

Dynamic RAM and Memory Support Devices

**TMS4416**  
**16,384-WORD BY 4-BIT DYNAMIC RAM**

timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER		ALT. SYMBOL	TMS4416-12		UNIT
			MIN	MAX	
t <sub>c(P)</sub>	Page mode cycle time	t <sub>PC</sub>	120		ns
t <sub>c(rd)</sub>	Read cycle time*	t <sub>RC</sub>	230		ns
t <sub>c(W)</sub>	Write cycle time	t <sub>WC</sub>	230		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	t <sub>RWC</sub>	320		ns
t <sub>w(CH)</sub>	Pulse width, $\overline{\text{CAS}}$ high (precharge time)**	t <sub>CP</sub>	40		ns
t <sub>w(CL)</sub>	Pulse width, $\overline{\text{CAS}}$ low <sup>†</sup>	t <sub>CAS</sub>	70	10,000	ns
t <sub>w(RH)</sub>	Pulse width $\overline{\text{RAS}}$ high (precharge time)	t <sub>RP</sub>	80		ns
t <sub>w(RL)</sub>	Pulse width, $\overline{\text{RAS}}$ low <sup>‡</sup>	t <sub>RAS</sub>	120	10,000	ns
t <sub>w(W)</sub>	Write pulse width	t <sub>WP</sub>	30		ns
t <sub>t</sub>	Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t <sub>T</sub>	3	50	ns
t <sub>su(CA)</sub>	Column address setup time	t <sub>ASC</sub>	0		ns
t <sub>su(RA)</sub>	Row address setup time	t <sub>ASR</sub>	0		ns
t <sub>su(D)</sub>	Data setup time	t <sub>DS</sub>	0		ns
t <sub>su(rd)</sub>	Read command setup time	t <sub>RCS</sub>	0		ns
t <sub>su(WCH)</sub>	Write command setup time before $\overline{\text{CAS}}$ high	t <sub>CWL</sub>	50		ns
t <sub>su(WRH)</sub>	Write command setup time before $\overline{\text{RAS}}$ high	t <sub>RWL</sub>	50		ns
t <sub>h(CLCA)</sub>	Column address hold time after $\overline{\text{CAS}}$ low	t <sub>CAH</sub>	35		ns
t <sub>h(RA)</sub>	Row address hold time	t <sub>RAH</sub>	15		ns
t <sub>h(RLCA)</sub>	Column address hold time after $\overline{\text{RAS}}$ low	t <sub>AR</sub>	85		ns
t <sub>h(CLD)</sub>	Data hold time after $\overline{\text{CAS}}$ low	t <sub>DH</sub>	40		ns
t <sub>h(RLD)</sub>	Data hold time after $\overline{\text{RAS}}$ low	t <sub>DHR</sub>	100		ns
t <sub>h(WLD)</sub>	Data hold time after $\overline{\text{W}}$ low	t <sub>DH</sub>	30		ns
t <sub>h(RHrd)</sub>	Read command hold time after $\overline{\text{RAS}}$ high	t <sub>RRH</sub>	10		ns
t <sub>h(CHrd)</sub>	Read command hold time after $\overline{\text{CAS}}$ high	t <sub>RCH</sub>	0		ns
t <sub>h(CLW)</sub>	Write command hold time after $\overline{\text{CAS}}$ low	t <sub>WCH</sub>	40		ns
t <sub>h(RLW)</sub>	Write command hold time after $\overline{\text{RAS}}$ low	t <sub>WCR</sub>	100		ns
t <sub>RLCH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t <sub>CSH</sub>	150		ns
t <sub>CHRL</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t <sub>CRP</sub>	0		ns
t <sub>CLRH</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t <sub>RSH</sub>	80		ns
t <sub>CLWL</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read, modify-write-cycle only)***	t <sub>CWD</sub>	120		ns
t <sub>RLCL</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t <sub>RCD</sub>	20	50	ns
t <sub>RLWL</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read, modify-write-cycle only)***	t <sub>RWD</sub>	170		ns
t <sub>WLCL</sub>	Delay time, $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t <sub>WCS</sub>	-5		ns
t <sub>GHD</sub>	Delay time, $\overline{\text{G}}$ high before data applied at DQ		30		ns
t <sub>rf</sub>	Refresh time interval	t <sub>REF</sub>		4	ms

\* Note: All cycle times assume t<sub>t</sub> = 5 ns.

\*\* Page mode only.

\*\*\* Necessary to insure  $\overline{\text{G}}$  has disabled the output buffers prior to applying data to the device.

<sup>†</sup>In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{CAS}}$  low time t<sub>w(CL)</sub>.

<sup>‡</sup>In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{RAS}}$  low time t<sub>w(RL)</sub>.



timing requirements over recommended supply voltage range and operating free-air temperature range

PARAMETER	ALT. SYMBOL	TMS4416-15		TMS4416-20		UNIT
		MIN	MAX	MIN	MAX	
t <sub>c(P)</sub> Page mode cycle time	t <sub>PC</sub>	140		210		ns
t <sub>c(rd)</sub> Read cycle time*	t <sub>RC</sub>	260		330		ns
t <sub>c(W)</sub> Write cycle time	t <sub>WC</sub>	260		330		ns
t <sub>c(rdW)</sub> Read-write/read-modify-write cycle time	t <sub>RWC</sub>	360		440		ns
t <sub>w(CH)</sub> Pulse width, CAS high (precharge time)**	t <sub>CP</sub>	50		80		ns
t <sub>w(CL)</sub> Pulse width, CAS low†	t <sub>CAS</sub>	80	10,000	120	10,000	ns
t <sub>w(RH)</sub> Pulse width RAS high (precharge time)	t <sub>RP</sub>	100		120		ns
t <sub>w(RL)</sub> Pulse width, RAS low‡	t <sub>RAS</sub>	150	10,000	200	10,000	ns
t <sub>w(W)</sub> Write pulse width	t <sub>WP</sub>	40		50		ns
t <sub>t</sub> Transition times (rise and fall) for RAS and CAS	t <sub>T</sub>	3	50	3	50	ns
t <sub>su(CA)</sub> Column address setup time	t <sub>ASC</sub>	0		0		ns
t <sub>su(RA)</sub> Row address setup time	t <sub>ASR</sub>	0		0		ns
t <sub>su(D)</sub> Data setup time	t <sub>DS</sub>	0		0		ns
t <sub>su(rd)</sub> Read command setup time	t <sub>RCS</sub>	0		0		ns
t <sub>su(WCH)</sub> Write command setup time before CAS high	t <sub>CWL</sub>	60		80		ns
t <sub>su(WRH)</sub> Write command setup time before RAS high	t <sub>RWL</sub>	60		80		ns
t <sub>h(CLCA)</sub> Column address hold time after CAS low	t <sub>CAH</sub>	40		50		ns
t <sub>h(RA)</sub> Row address hold time	t <sub>RAH</sub>	20		25		ns
t <sub>h(RLCA)</sub> Column address hold time after RAS low	t <sub>AR</sub>	110		130		ns
t <sub>h(CLD)</sub> Data hold time after CAS low	t <sub>DH</sub>	60		80		ns
t <sub>h(RLD)</sub> Data hold time after RAS low	t <sub>DHR</sub>	130		160		ns
t <sub>h(WLD)</sub> Data hold time after W low	t <sub>DH</sub>	40		50		ns
t <sub>h(RHrd)</sub> Read command hold time after RAS high	t <sub>RRH</sub>	10		10		ns
t <sub>h(CHrd)</sub> Read command hold time after CAS high	t <sub>RCH</sub>	0		0		ns
t <sub>h(CLW)</sub> Write command hold time after CAS low	t <sub>WCH</sub>	60		80		ns
t <sub>h(RLW)</sub> Write command hold time after RAS low	t <sub>WCR</sub>	130		160		ns
t <sub>RLCH</sub> Delay time, RAS low to CAS high	t <sub>CSH</sub>	150		200		ns
t <sub>CHRL</sub> Delay time, CAS high to RAS low	t <sub>CRP</sub>	0		0		ns
t <sub>CLRH</sub> Delay time, CAS low to RAS high	t <sub>RSH</sub>	80		120		ns
t <sub>CLWL</sub> Delay time, CAS low to W low (read, modify-write-cycle only)***	t <sub>CWD</sub>	120		150		ns
t <sub>RLCL</sub> Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	t <sub>RCD</sub>	20	70	25	80	ns
t <sub>RLWL</sub> Delay time, RAS low to W low (read, modify-write-cycle only)***	t <sub>RWD</sub>	190		230		ns
t <sub>WLCL</sub> Delay time, W low to CAS low (early write cycle)	t <sub>WCS</sub>	-5		-5		ns
t <sub>GHD</sub> Delay time, $\bar{G}$ high before data applied at DQ		30		40		ns
t <sub>rf</sub> Refresh time interval	t <sub>REF</sub>		4		4	ms

\* Note: All cycle times assume t<sub>t</sub> = 5 ns.

\*\* Page mode only.

\*\*\* Necessary to insure  $\bar{G}$  has disabled the output buffers prior to applying data to the device.

† In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional CAS low time t<sub>w(CL)</sub>.

‡ In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional RAS low time t<sub>w(RL)</sub>.

**SMJ4416**  
**16,384-WORD BY 4-BIT DYNAMIC RAM**

**recommended operating conditions**

PARAMETER		SMJ4416						UNIT	
		S VERSION			E VERSION				
		MIN	NOM	MAX	MIN	NOM	MAX		
Supply voltage, $V_{DD}$		4.5	5	5.5	4.5	5	5.5	V	
Supply voltage, $V_{SS}$		0			0			V	
High-level input voltage, $V_{IH}$	$V_{DD} = 4.5$ V	2.4		4.8		2.4		4.8	
	$V_{DD} = 5.5$ V	2.4		5.8		2.4		5.8	
Low-level input voltage, $V_{IL}$ (see Note 2)		$V_{IK}$		0.8		$V_{IK}$		0.8	
Operating case temperature, $T_C$		-55		100		-40		85	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SMJ4416-12			UNIT
			MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$	Input clamp voltage	$I_I = -15$ mA, see Figure 1	-1.2			V
$V_{OH}$	High-level output voltage	$I_{OH} = -2$ mA	2.4			V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4.2$ mA	0.4			V
$I_I$	Input current (leakage)	$V_I = 0$ V to 5.8 V, $V_{DD} = 5$ V, All other pins = 0 V	±10			μA
$I_O$	Output current (leakage)	$V_O = 0.4$ V to 5.5 V, $V_{DD} = 5$ V, $\overline{CAS}$ high	±10			μA
$I_{DD1}$	Average operating current during read or write cycle	At $t_c =$ minimum cycle	54			mA
$I_{DD2}^{\ddagger}$	Standby current	After 1 memory cycle, $\overline{RAS}$ and $\overline{CAS}$ high	3.5		5	mA
$I_{DD3}$	Average refresh current	$t_c =$ minimum cycle, $\overline{RAS}$ cycling, $\overline{CAS}$ high	46			mA
$I_{DD4}$	Average page-mode current	$t_{c(P)} =$ minimum cycle, $\overline{RAS}$ low, $\overline{CAS}$ cycling	46			mA

<sup>†</sup>All typical values are at  $T_C = 25^\circ\text{C}$  and nominal supply voltages.

<sup>‡</sup> $V_{IL} \geq -0.6$  V on all inputs.

4 Dynamic RAM and Memory Support Devices

**electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SMJ4416-15			SMJ4416-20			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = -15 mA, see Figure 1			-1.2			V	
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA			2.4			V	
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 4.2 mA			0.4			V	
I <sub>I</sub>	Input current (leakage)	V <sub>I</sub> = 0 V to 5.8 V, V <sub>DD</sub> = 5 V, All other pins = 0 V			± 10			μA	
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0.4 V to 5.5 V, V <sub>DD</sub> = 5 V, $\overline{\text{CAS}}$ high			± 10			μA	
I <sub>DD1</sub>	Average operating current during read or write cycle	At t <sub>c</sub> = minimum cycle			40	48	35	42	mA
I <sub>DD2</sub> ‡	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high			3.5	5	3.5	5	mA
I <sub>DD3</sub>	Average refresh current	t <sub>c</sub> = minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high			25	40	21	34	mA
I <sub>DD4</sub>	Average page-mode current	t <sub>c(P)</sub> = minimum cycle, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling			25	40	21	34	mA

†All typical values are at T<sub>C</sub> = 25°C and nominal supply voltages.

‡V<sub>IL</sub> ≥ -0.6 V on all inputs.

**capacitance over recommended supply voltage range and operating case temperature range, f = 1 MHz**

PARAMETER	SMJ4416		UNIT
	TYP†	MAX	
C <sub>i(A)</sub>	Input capacitance, address inputs		pF
C <sub>i(RC)</sub>	Input capacitance, strobe inputs		pF
C <sub>i(W)</sub>	Input capacitance, write enable input		pF
C <sub>i/o</sub>	Input/output capacitance, data ports		pF

†All typical values are at T<sub>C</sub> = 25°C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating case temperature range

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-12		UNIT
			MIN	MAX	
$t_{a(C)}$ Access time from $\overline{CAS}$	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{CAC}$		70	ns
$t_{a(R)}$ Access time from $\overline{RAS}$	$t_{RLCL} = \text{MAX}$ , $C_L = 100$ pF Load = 2 Series 74 TTL gates	$t_{RAC}$		120	ns
$t_{a(G)}$ Access time after $\overline{G}$ low	$C_L = 100$ pF, Load = 2 Series 74 TTL gates			30	ns
$t_{dis(CH)}$ Output disable time after $\overline{CAS}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{OFF}$	0	30	ns
$t_{dis(G)}$ Output disable time after $\overline{G}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates		0	30	ns

4

Dynamic RAM and Memory Support Devices

PARAMETER	TEST CONDITIONS	ALT. SYMBOL	SMJ4416-15		SMJ4416-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{a(C)}$ Access time from $\overline{CAS}$	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{CAC}$		80		120	ns
$t_{a(R)}$ Access time from $\overline{RAS}$	$t_{RLCL} = \text{MAX}$ , $C_L = 100$ pF Load = 2 Series 74 TTL gates	$t_{RAC}$		150		200	ns
$t_{a(G)}$ Access time after $\overline{G}$ low	$C_L = 100$ pF, Load = 2 Series 74 TTL gates			40		50	ns
$t_{dis(CH)}$ Output disable time after $\overline{CAS}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates	$t_{OFF}$	0	30	0	40	ns
$t_{dis(G)}$ Output disable time after $\overline{G}$ high	$C_L = 100$ pF, Load = 2 Series 74 TTL gates		0	30	0	40	ns

**timing requirements over recommended supply voltage range and operating case temperature range**

PARAMETER		ALT. SYMBOL	SMJ4416-12		UNIT
			MIN	MAX	
t <sub>c(P)</sub>	Page mode cycle time	t <sub>PC</sub>	120		ns
t <sub>c(rd)</sub>	Read cycle time*	t <sub>RC</sub>	230		ns
t <sub>c(W)</sub>	Write cycle time	t <sub>WC</sub>	230		ns
t <sub>c(rdW)</sub>	Read-write/read-modify-write cycle time	t <sub>RWC</sub>	320		ns
t <sub>w(CH)</sub>	Pulse width, $\overline{\text{CAS}}$ high (precharge time)**	t <sub>CP</sub>	40		ns
t <sub>w(CL)</sub>	Pulse width, $\overline{\text{CAS}}$ low†	t <sub>CAS</sub>	70	10,000	ns
t <sub>w(RH)</sub>	Pulse width $\overline{\text{RAS}}$ high (precharge time)	t <sub>RP</sub>	80		ns
t <sub>w(RL)</sub>	Pulse width, $\overline{\text{RAS}}$ low‡	t <sub>RAS</sub>	120	10,000	ns
t <sub>w(W)</sub>	Write pulse width	t <sub>WP</sub>	30		ns
t <sub>t</sub>	Transition times (rise and fall) for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$	t <sub>T</sub>	3	50	ns
t <sub>su(CA)</sub>	Column address setup time	t <sub>ASC</sub>	0		ns
t <sub>su(RA)</sub>	Row address setup time	t <sub>ASR</sub>	0		ns
t <sub>su(D)</sub>	Data setup time	t <sub>DS</sub>	0		ns
t <sub>su(rd)</sub>	Read command setup time	t <sub>RCS</sub>	0		ns
t <sub>su(WCH)</sub>	Write command setup time before $\overline{\text{CAS}}$ high	t <sub>CWL</sub>	50		ns
t <sub>su(WRH)</sub>	Write command setup time before $\overline{\text{RAS}}$ high	t <sub>RWL</sub>	50		ns
t <sub>h(CLCA)</sub>	Column address hold time after $\overline{\text{CAS}}$ low	t <sub>CAH</sub>	35		ns
t <sub>h(RA)</sub>	Row address hold time	t <sub>RAH</sub>	15		ns
t <sub>h(RLCA)</sub>	Column address hold time after $\overline{\text{RAS}}$ low	t <sub>AR</sub>	85		ns
t <sub>h(CLD)</sub>	Data hold time after $\overline{\text{CAS}}$ low	t <sub>DH</sub>	40		ns
t <sub>h(RLD)</sub>	Data hold time after $\overline{\text{RAS}}$ low	t <sub>DHR</sub>	100		ns
t <sub>h(WLD)</sub>	Data hold time after $\overline{\text{W}}$ low	t <sub>DH</sub>	30		ns
t <sub>h(RHrd)</sub>	Read command hold time after $\overline{\text{RAS}}$ high	t <sub>RRH</sub>	10		ns
t <sub>h(CHrd)</sub>	Read command hold time after $\overline{\text{CAS}}$ high	t <sub>RCH</sub>	0		ns
t <sub>h(CLW)</sub>	Write command hold time after $\overline{\text{CAS}}$ low	t <sub>WCH</sub>	40		ns
t <sub>h(RLW)</sub>	Write command hold time after $\overline{\text{RAS}}$ low	t <sub>WCR</sub>	100		ns
t <sub>RLCH</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	t <sub>CSH</sub>	150		ns
t <sub>CHRL</sub>	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	t <sub>CRP</sub>	0		ns
t <sub>CLRH</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ high	t <sub>RSH</sub>	80		ns
t <sub>CLWL</sub>	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read, modify-write-cycle only)***	t <sub>CWD</sub>	120		ns
t <sub>RLCL</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (maximum value specified only to guarantee access time)	t <sub>RCD</sub>	20	50	ns
t <sub>RLWL</sub>	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{W}}$ low (read, modify-write-cycle only)***	t <sub>RWD</sub>	170		ns
t <sub>WLCL</sub>	Delay time, $\overline{\text{W}}$ low to $\overline{\text{CAS}}$ low (early write cycle)	t <sub>WCS</sub>	-5		ns
t <sub>GHD</sub>	Delay time, $\overline{\text{G}}$ high before data applied at DQ		30		ns
t <sub>rf</sub>	Refresh time interval	t <sub>REF</sub>		4	ms

\* Note: All cycle times assume t<sub>t</sub> = 5 ns.

\*\* Page mode only.

\*\*\* Necessary to insure  $\overline{\text{G}}$  has disabled the output buffers prior to applying data to the device.

† In a read-modify-write cycle, t<sub>CLWL</sub> and t<sub>su(WCH)</sub> must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{CAS}}$  low time t<sub>w(CL)</sub>.

‡ In a read-modify-write cycle, t<sub>RLWL</sub> and t<sub>su(WRH)</sub> must be observed. Depending on the user's transition times, this may require additional  $\overline{\text{RAS}}$  low time t<sub>w(RL)</sub>.

# SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and operating case temperature range

PARAMETER		ALT. SYMBOL	SMJ4416-15		SMJ4416-20		UNIT
			MIN	MAX	MIN	MAX	
$t_{c(P)}$	Page mode cycle time	$t_{PC}$	140		210		ns
$t_{c(rd)}$	Read cycle time*	$t_{RC}$	260		330		ns
$t_{c(W)}$	Write cycle time	$t_{WC}$	260		330		ns
$t_{c(rdW)}$	Read-write/read-modify-write cycle time	$t_{rWC}$	360		440		ns
$t_w(CH)$	Pulse width, CAS high (precharge time)**	$t_{CP}$	50		80		ns
$t_w(CL)$	Pulse width, CAS low†	$t_{CAS}$	80	10,000	120	10,000	ns
$t_w(RH)$	Pulse width RAS high (precharge time)	$t_{RP}$	100		120		ns
$t_w(RL)$	Pulse width, RAS low‡	$t_{RAS}$	150	10,000	200	10,000	ns
$t_w(W)$	Write pulse width	$t_{WP}$	40		50		ns
$t_t$	Transition times (rise and fall) for RAS and CAS	$t_T$	3	50	3	50	ns
$t_{su(CA)}$	Column address setup time	$t_{ASC}$	0		0		ns
$t_{su(RA)}$	Row address setup time	$t_{ASR}$	0		0		ns
$t_{su(D)}$	Data setup time	$t_{DS}$	0		0		ns
$t_{su(rd)}$	Read command setup time	$t_{RCS}$	0		0		ns
$t_{su(WCH)}$	Write command setup time before CAS high	$t_{CWL}$	60		80		ns
$t_{su(WRH)}$	Write command setup time before RAS high	$t_{RWL}$	60		80		ns
$t_h(CLCA)$	Column address hold time after CAS low	$t_{CAH}$	40		50		ns
$t_h(RA)$	Row address hold time	$t_{RAH}$	20		25		ns
$t_h(RLCA)$	Column address hold time after RAS low	$t_{AR}$	110		130		ns
$t_h(CLD)$	Data hold time after CAS low	$t_{DH}$	60		80		ns
$t_h(RLD)$	Data hold time after RAS low	$t_{DHR}$	130		160		ns
$t_h(WLD)$	Data hold time after $\bar{W}$ low	$t_{DH}$	40		50		ns
$t_h(RHrd)$	Read command hold time after RAS high	$t_{RRH}$	10		10		ns
$t_h(CHrd)$	Read command hold time after CAS high	$t_{RCH}$	0		0		ns
$t_h(CLW)$	Write command hold time after CAS low	$t_{WCH}$	60		80		ns
$t_h(RLW)$	Write command hold time after RAS low	$t_{WCR}$	130		160		ns
$t_{RLCH}$	Delay time, RAS low to CAS high	$t_{CSH}$	150		200		ns
$t_{CHRL}$	Delay time, CAS high to RAS low	$t_{CRP}$	0		0		ns
$t_{CLRH}$	Delay time, CAS low to RAS high	$t_{RSH}$	80		120		ns
$t_{CLWL}$	Delay time, CAS low to $\bar{W}$ low (read, modify-write-cycle only)***	$t_{CWD}$	120		150		ns
$t_{RLCL}$	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	$t_{RCD}$	20	70	25	80	ns
$t_{RLWL}$	Delay time, RAS low to $\bar{W}$ low (read, modify-write-cycle only)***	$t_{RWD}$	190		230		ns
$t_{WLCL}$	Delay time, $\bar{W}$ low to CAS low (early write cycle)	$t_{WCS}$	-5		-5		ns
$t_{GHD}$	Delay time, $\bar{G}$ high before data applied at DQ		30		40		ns
$t_{rf}$	Refresh time interval	$t_{REF}$		4		4	ms

\* Note: All cycle times assume  $t_t = 5$  ns.


\*\* Page mode only.

\*\*\* Necessary to insure  $\bar{G}$  has disabled the output buffers prior to applying data to the device.

† In a read-modify-write cycle,  $t_{CLWL}$  and  $t_{su(WCH)}$  must be observed. Depending on the user's transition times, this may require additional CAS low time  $t_w(CL)$ .

‡ In a read-modify-write cycle,  $t_{RLWL}$  and  $t_{su(WRH)}$  must be observed. Depending on the user's transition times, this may require additional RAS low time  $t_w(RL)$ .


PARAMETER MEASUREMENT INFORMATION



NOTE: Each input is tested separately.


FIGURE 1 — INPUT CLAMP VOLTAGE TEST CIRCUIT

read cycle timing




**TMS4416, SMJ4416**  
**16,384-WORD BY 4-BIT DYNAMIC RAM**

early write cycle timing






write cycle timing



**TMS4416, SMJ4416**  
**16,384-WORD BY 4-BIT DYNAMIC RAM**

read-write/read-modify-write cycle timing




4 Dynamic RAM and Memory Support Devices



page-mode write cycle timing


4 Dynamic RAM and Memory Support Devices



NOTE: A read cycle or a read-modify-write cycle can be intermixed with write cycles as long as read and read-modify-write timing specifications are not violated.




RAS-only refresh timing




4 Dynamic RAM and Memory Support Devices

$I_{DD1}$  VS CYCLE TIME



ACCESS TIME DERATING CURVE



Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.DatasheetCatalog.com)

Datasheets for electronic components.

# Texas Instruments

<http://www.ti.com>

This file is the datasheet for the following electronic components:

TMS4416 - <http://www.ti.com/product/tms4416?HQS=TI-null-null-dscatalog-df-pf-null-ww>