TMS4416 . . . NL PACKAGE / SMJ4416 . . . JD PACKAGE


(TOP VIEW)

			and the second	
-	46 204	VA	O141	
•	10.384	X 4	Organization	

- Single +5-V Supply (10% Tolerance)
- Performance Ranges:

ice naliges.					о Ц , <i>(</i>	J18 ∐ VSS
ACCESS TIME ROW ADDRESS	ACCESS TIME COLUMN ADDRESS	READ OR WRITE CYCLE	READ- MODIFY- WRITE CYCLE		DQ1	17 DQ4 16 CAS 15 DQ3 14 A0
(MAX)	(MAX)	(MIN)	(MIN)		📜 .	13 A1
120 ns	70 ns	230 ns	320 ns		=	12 A2
150 ns	80 ns	260, ns	330 ns		··· 🗎 ·	11 A3
200 ns	120 ns	330 ns	440 ns		ADD 17a	10 A7
	ACCESS TIME ROW ADDRESS (MAX) 120 ns 150 ns	ACCESS TIME TIME ROW COLUMN ADDRESS (MAX) (MAX) 120 ns 150 ns 80 ns	ACCESS ACCESS READ TIME TIME OR ROW COLUMN WRITE ADDRESS ADDRESS CYCLE (MAX) (MAX) (MIN) 120 ns 70 ns 230 ns 150 ns 80 ns 260 ns	ACCESS ACCESS READ MODIFY- ROW COLUMN WRITE WRITE ADDRESS ADDRESS CYCLE CYCLE (MAX) (MAX) (MIN) (MIN) 120 ns 70 ns 230 ns 320 ns 150 ns 80 ns 260 ns 330 ns	ACCESS ACCESS READ READ- TIME TIME OR MODIFY- ROW COLUMN WRITE WRITE ADDRESS ADDRESS CYCLE CYCLE (MAX) (MAX) (MIN) (MIN) 120 ns 70 ns 230 ns 320 ns 150 ns 80 ns 260 ns 330 ns	ACCESS ACCESS READ READ- TIME TIME OR MODIFY- ROW COLUMN WRITE WRITE ADDRESS ADDRESS CYCLE CYCLE (MAX) (MAX) (MIN) (MIN) 120 ns 70 ns 230 ns 320 ns A4 [8 150 ns 80 ns 260 ns 330 ns

- Available Temperature Ranges*:
 - S... -55°C to 100°C
 - E...-40°C to 85°C
 - L...0°C to 70°C
- Long Refresh Period . . . 4 milliseconds
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs
- Early Write or G to Control Output Buffer Impedance
- Page-Mode Operation for Faster Access
- Low Power Dissipation
 - Operating . . . 200 mW (TYP)
 - Standby . . . 17.5 mW (TYP)
- New SMOS (Scaled-MOS) N-Channel Technology



PIN	PIN NOMENCLATURE						
A0-A7	Address Inputs						
CAS	Column Address Strobe						
DQ1-DQ4	Data In/Data Out						
G	Output Enable						
RAS	Row Address Strobe						
V _{DD}	+5-V Supply						
V _{SS}	Ground						
w	Write Enable						

description

The '4416 is a high-speed, 65,536-bit, dynamic, random-access memory, organized as 16,384 words of 4 bits each. It employs state-of-the-art SMOS (scaled MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The '4416 features RAS access times to 120 ns maximum. Power dissipation is 200 mW typical operating, 17.5 mW typical standby.

New SMOS technology permits operation from a single +5-V supply, reducing system power supply and decoupling requirements, and easing board layout. Ipp peaks have been reduced to 60 mA typical, and a -1-V input voltage undershoot can be tolerated, minimizing system noise considerations. Input clamp diodes are used to ease system design.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with \overline{RAS} in order to retain data. \overline{CAS} can remain high during the refresh sequence to conserve power.

All inputs and outputs, including clocks, are compatible with Series 54/74 TTL. All address lines and data-in are latched on chip to simplify system design. Data-out is unlatched to allow greater system flexibility.

development. Texas Instruments reserves the right to

change or discontinue this product without notice

^{*} M temperature range (-55°C to 125°C) to be available in future.

The TMS4416 is offered in 18-pin plastic dual-in line and 18-pin plastic chip carrier packages. It is guaranteed for operation from 0°C to 70°C. The SMJ4416 is offered in 18-pin ceramic side-braze dual-in-line and 18-pin ceramic chip carrier packages. It is available in -55°C to 100°C and -40°C to 85°C temperature ranges. Dual-in-line packages are designed for insertion in mounting-hole rows on 300-mil (7.62 mm) centers.

operation

address (A0 through A7)

Fourteen address bits are required to decode 1 of 16,384 storage locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (RAS). Then the six column-address bits are set up on pins A1 through A6 and latched onto the chip by the column-address strobe (CAS). All addresses must be stable on or before the falling edges of RAS and CAS. RAS is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. CAS is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write enable (\overline{W}) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data-out will remain in the high-impedance state allowing a write cycle with \overline{G} grounded.

data-in (DQ1 through DQ4)

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latches. These latches can be driven from standard TTL circuits without a pull-up resistor. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal. In delayed or read-modify-write, $\overline{\text{G}}$ must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

data-out (DQ1 through DQ4)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan-out of two Series $\underline{54}/74$ TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval $t_a(C)$ that begins with the negative transition of \overline{CAS} as long as $t_a(R)$ and $t_a(E)$ are satisified. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{G} are low. \overline{CAS} or \overline{G} going high returns it to a high impedance state. In an early-write cycle, the output is always in the high impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing \overline{G} high prior to applying data, thus satisfying t_{GHD} .

output enable (G)

The \overline{G} controls the impedance of the output buffers. When \overline{G} is high, the buffers will remain in the high impedance state. Bringing \overline{G} low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will reamin in the low impedance state until \overline{G} or \overline{CAS} is brought high.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in the high-impedance state unless $\overline{\mathsf{CAS}}$ is applied, the $\overline{\mathsf{RAS}}$ -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with $\overline{\mathsf{RAS}}$ causes all bits in each row to be refreshed. $\overline{\mathsf{CAS}}$ can remain high (inactive) for this refresh sequence to conserve power.


page mode

Page mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 64 column locations on a single RAM, the row address and \overline{RAS} are applied to multiple 16K × 4 RAMs. \overline{CAS} is then decoded to select the proper RAM.

power-up


After power-up, the power supply must remain at its steady-state value for 1 ms. In addition, the \overline{RAS} input must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.

logic symbol[†]



[†]This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions by IEEE and IEC. See explanation on page 10-1.

functional block diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Voltage on any pin except V _{DD} and data out (see Note 1)
Voltage on Vpp supply and data out with respect to Vss
Short circuit output current
Power dissipation
Operating free-air temperature range: TMS'
Operating case temperature range: SMJ' - S version
- E version
Storage temperature range65 °C to 150 °C

[†] Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

			TMS4416		UNIT	
PARAMETER		MIN	NOM	MAX	UNIT	
Supply voltage, VDD		4.5	5	5.5	V	
Supply voltage, VSS			0		V	
	V _{DD} = 4.5 V	2.4		4.8		
High-level input voltage, VIH	V _{DD} = 5.5 V	2.4		5.8	\ <u> </u>	
Low-level input voltage, VIL (see Not		VIK		0.8	V	
Operating free-air temperature, TA		0		70	°C	

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			TM	/IS4416	-12	UNIT
	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	ONI
VIK	Input clamp voltage	l₁ = −15 mA, see Figure 1			-1.2	٧
VOH	High-level output voltage	I _{OH} = -2 mA	2.4		:	V
VOL	Low-level output voitage	loL = 4.2 mA			0.4	V
lı `	Input current (leakage)	$V_1 = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			±10	μΑ
10	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			±10	μA
^I DD1	Average operating current during read or write cycle	At t _C = minimum cycle			54	mA
IDD2 [‡]	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5	mA
lDD3	Average refresh current	t _C = minimum cycle, RAS cycling, CAS high			46	mA
I _{DD4}	Average page-mode current	t _{c(P)} = minimum cycle, RAS low, CAS cycling			46	mA

 $^{^{\}dagger}$ All typical values are at $T_A = 25\,^{\circ}$ C and nominal supply voltages.

 $^{^{\}ddagger}V_{IL} \ge -0.6 \text{ V on all inputs.}$

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

PARAMETER		TEGT COMPLETIONS	TN	/IS4416	-15	Τt	//S4416	-20	UNIT
		TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	$I_i = -15 \text{ mA},$ see Figure 1			· - 1.2			-1.2	٧
∨он	High-level output voltage	$I_{OH} = -2 \text{ mA}$	2.4		,	2.4			٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA	1		0.4			0.4	٧
t _l	Input current (leakage)	$V_{\parallel} = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			± 10			± 10	μΑ
lo .	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			± 10			± 10	μΑ
IDD1	Average operating current during read or write cycle	At t _C = minimum cycle		40	48		35	42	· mA
l _{DD2} ‡	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5		3.5	5	mA
I _{DD3}	Average refresh current	$t_{C} = minimum cycle, \ \overline{RAS} cycling, \ \overline{CAS} high$		25	. 40		21	34	mA
IDD4	Average page-mode current	t _{c(P)} = minimum cycle, RAS low, CAS cycling		25	40		21	34	mA

 $^{^{\}dagger}$ All typical values are at T_A = 25 °C and nominal supply voltages.

capacitance over recommended supply voltage range and operating free-air temperature range, f=1 MHz

		TMS4416	LIMIT	
	PARAMETER	TYP [†] MAX	UNIT	
C _{i(A)}	Input capacitance, address inputs	5 7	pF	
C _{i(RC)}	Input capacitance, strobe inputs	8 10	pF	
C _{i(W)}	Input capacitance, write enable input	8 10	. pF	
C _{i/o}	Input/output capacitance, data ports	8 10	pF	

 $^{^{\}dagger}AII$ typical values are at TA =25 ^{o}C and nominal supply voltages.

 $^{^{\}ddagger}V_{IL} \geq -0.6 \ V$ on all inputs.

TMS4416 16,384-WORD BY 4-BIT DYNAMIC RAM

switching characteristics over recommended supply voltage range and operating free-air temperature range

			ALT.	TMS44			
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNIT	
t _a (C)	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	tCAC		70	пѕ	
t _{a(R)}	Access time from RAS	t _{RLCL} = MAX, C _L = 100 pF Load = 2 Series 74 TTL gates	†RAC		120	ns	
t _a (G)	Access time after G low	C _L = 100 pF, Load = 2 Series 74 TTL gates			30	ns	
^t dis(CH)	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	^t OFF	0	30	ns	
^t dis(G)	Output disable time after G high	C _L = 100 pF, Load = 2 Series 74 TTL gates		0	30	ns	

			ALT.	TMS4416-15		TMS4416-20		UNIT	
	PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	UNII	
	Access time from CAS	C _L = 100 pF,	tCAC		80		120	ns	
ta(C)	Access time non CAS	Load = 2 Series 74 TTL gates	LCAC				120	113	
		t _{RLCL} = MAX,							
ta(R)	Access time from RAS	C _L = 100 pF	tRAC	İ	150	200	ns		
		Load = 2 Series 74 TTL gates							
	Access time after G low	C _L = 100 pF,			40		50	ns	
t _a (G)		Load = 2 Series 74 TTL gates							
	C. A. Brahla diagram CAS high	$C_L = 100 pF$,	torr	0	30	0	40	ns	
^t dis(CH)	Output disable time after CAS high	Load = 2 Series 74 TTL gates	tOFF	Ļ				- 110	
	Output disable time	$C_L = 100 pF,$		0	30	0	40	ns	
tdis(G)	after G high	Load = 2 Series 74 TTL gates		1 "	. 30	ı	40		

timing requirements over recommended supply voltage range and operating free-air temperature range

	DADAMETED	ALT.	TMS	4416-12	
	PARAMETER	SYMBOL	MIN	MAX	UNIT
t _{c(P)}	Page mode cycle time	tPC	120		ns
t _{C(rd)}	Read cycle time*	t _{RC}	230		ns
t _c (W)	Write cycle time	twc	230		ns
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	320		ns
^t w(CH)	Pulse width, CAS high (precharge time)**	tCP	40	-	ns
tw(CL)	Pulse width, CAS low [†]	tCAS	70	10,000	ns
tw(RH)	Pulse width RAS high (precharge time)	tRP	80		ns
tw(RL)	Pulse width, RAS low [‡]	tRAS	120	10,000	ns
tw(W)	Write pulse width	twp	30		ns
tt	Transition times (rise and fall) for RAS and CAS	, tŢ	3	50	ns
t _{su(CA)}	Column address setup time	tASC	0		ns
t _{su(RA)}	Row address setup time	†ASR	0		ns
t _{su(D)}	Data setup time	tDS	0	*	ns
t _{su(rd)}	Read command setup time	tRCS	0		ns
t _{su(WCH)}	Write command setup time before CAS high	tcWL	50		nś
t _{su} (WRH)	Write command setup time before RAS high	tRWL	50		ns
th(CLCA)	Column address hold time after CAS low	t _{CAH}	35		ns
th(RA)	Row address hold time	tRAH	15		ns
th(RLCA)	Column address hold time after RAS low	t _{AR}	85		ns
th(CLD)	Data hold time after CAS low	tDH	40.	7.	ns
th(RLD)	Data hold time after RAS low	tDHR	100		ns
^t h(WLD)	Data hold time after \overline{W} low	^t DH	30		ns
th(RHrd)	Read command hold time after RAS high	^t RRH	10		ns
th(CHrd)	Read command hold time after CAS high	^t RCH	0		ns
th(CLW)	Write command hold time after CAS low	tWCH	40		ns
th(RLW)	Write command hold time after RAS low	twcr	100		ns
^t RLCH	Delay time, RAS low to CAS high	t _{CSH}	150		ns
^t CHRL	Delay time, CAS high to RAS low	tCRP	0		ns
^t CLRH	Delay time, CAS low to RAS high	tRSH	80		ns
	Delay time, CAS low to W low	4	120		
tCLWL	(read, modify-write-cycle only) * * *	tCMD	120		ns
+	Delay time, RAS low to CAS low		20	50	ns
[†] RLCL	(maximum value specified only to guarantee access time)	tRCD	20	, 50	115
+	Delay time, RAS low to W low		170		no
tRLWL	(read, modify-write-cycle only)***	^t RWD]. 170		ns
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5		กร
tGHD	Delay time, G high before data applied at DQ		30		ns
t _{rf}	Refresh time interval	†REF		4	ms

Note: All cycle times assume t_t = 5 ns.

^{**} Page mode only.

^{***}Necessary to insure G has disabled the output buffers prior to applying data to the device.

[†]In a read-modify-write cycle, t_{CLWL} and t_{Su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time t_{W(CL)}.

†In a read-modify-write cycle, t_{RLWL} and t_{Su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time t_{w(RL)}.

TMS4416 16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS44	16-15	TMS4	416-20	UNIT
	PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	CIVII
t _{c(P)}	Page mode cycle time	tPC	140		210		ns
t _C (rd)	Read cycle time*	tRC	260		330		ns
t _c (W)	Write cycle time	tWC	260		330		· ns
t _c (rdW)	Read-write/read-modify-write cycle time	tRWC	360		440		ns
tw(CH)	Pulse width, CAS high (precharge time)**	tCP	50		80		ns
tw(CL)	Pulse width, CAS low [†]	tCAS	80 1	0,000	120	10,000	ns
tw(RH)	Pulse width RAS high (precharge time)	t _{RP}	100		120		ns
tw(RL)	Pulse width, RAS low [‡]	tRAS	150 1	0,000	200	10,000	ns
tw(W)	Write pulse width	tWP	40		50		ns
tt	Transition times (rise and fall) for RAS and CAS	t _T	3	50	3	50	ns.
t _{su(CA)}	Column address setup time	tASC	0		0		ns
t _{su(RA)}	Row address setup time	tASR	0		0		ns
t _{su(D)}	Data setup time	tDS	0		0		ns
tsu(rd)	Read command setup time	tRCS	-0		0		ns
t _{su(WCH)}	Write command setup time before CAS high	tcWL	60		80		ns
t _{su(WRH)}	Write command setup time before RAS high	tRWL	60		80		ns
th(CLCA)	Column address hold time after CAS low	tCAH	40		50		ns
th(RA)	Row address hold time	tRAH	20		25		ns
th(RLCA)	Column address hold time after RAS low	tAR	110		130		ns
th(CLD)	Data hold time after CAS low	t _{DH}	- 60		80		ns
th(RLD)	Data hold time after RAS low	tDHR	130		160	,	ns
th(WLD)	Data hold time after W low	tDH	40		50		ns
th(RHrd)	Read command hold time after RAS high	tRRH	10		10		ns
th(CHrd)	Read command hold time after CAS high	tRCH	0		0		ns
th(CLW)	Write command hold time after CAS low	twch	60		80		,ns
th(CLVV)	Write command hold time after RAS low	twcn	130		160		ns
tRLCH	Delay time, RAS low to CAS high	tCSH	150		200		ns
tCHRL	Delay time, CAS high to RAS low	†CRP	0		0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	80		120		ns
CLAN	Delay time, CAS low to W low		100		150		ns
tCLWL	(read, modify-write-cycle only) ***	tCWD	120		150		115
	Delay time, RAS low to CAS low		20	70	25	80	ns
†RLCL	(maximum value specified only to guarantee access time)	tRCD	20	70	25	- 80	113
	Delay time, RAS low to W low		100		230		ns
tRLWL	(read, modify-write-cycle only) ****	tRWD	190		230		115
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5	-	5		ns
tGHD	Delay time, \overline{G} high before data applied at DQ		30		40		ns
t _{rf}	Refresh time interval	tREF	1	4		4	ms
-11	Tronds this more	1 115					

Note: All cycle times assume t_t = 5 ns.

^{**} Page mode only.

^{•••} Necessary to insure G has disabled the output buffers prior to applying data to the device.

[†] In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time t_{W(CL)}.

Fin a read-modify-write cycle, t_{RLWL} and $t_{su(WRH)}$ must be observed. Depending on the user's transition times, this may require additional RAS low time $t_{W(RL)}$.

recommended operating conditions

				SMJ	4416			
PARAMET	PARAMETER		S VERSION		E VERSION			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, VDD		4.5	5	5.5	4.5	5	5.5	. v
Supply voltage, VSS		-	0		-	0		٧
11 -t I 1	V _{DD} = 4.5 V	2.4		4.8	2.4		4.8	V
High-level input voltage, VIH	V _{DD} = 5.5 V	2.4		5.8	2.4		5.8	V
Low-level input voltage, VIL (see Not		VIK		0.8	Vik		0.8	V
Operating case temperature, TC		- 55		100	-40		85	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

		TEGT CONDITIONS	SMJ4416-12			T.,,,,,
	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
VIK	Input clamp voltage	l _I = −15 mA, see Figure 1			-1.2	>
Vон	High-level output voltage	I _{OH} = -2 mA	2.4			>
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4	>
14	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			± 10	μΑ
ю	Output current (leakage)	$V_O = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{\text{CAS}} \text{ high}$			±10	μΑ
IDD1	Average operating current during read or write cycle	At t _C = minimum cycle			54	mA
IDD2 [‡]	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5	mA
IDD3	Average refresh current	t _C = minimum cycle, RAS cycling, CAS high			46	mA
IDD4	Average page-mode current	t _{C(P)} = minimum cycle, RAS low, CAS cycling			46	mA

 $^{^{\}dagger}$ All typical values are at $T_{C} = 25\,^{o}$ C and nominal supply voltages.

 $^{^{\}ddagger}V_{1L} \ge -0.6 \text{ V on all inputs.}$

SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

			SI	NJ4416	-15	SMJ4416-20			UNIT
ŀ	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	MIN	TYP [†]	MAX	UNII
ViK	Input clamp voltage	l _l = −15 mA, see Figure 1			- 1.2			-1.2	٧
Voн	High-level output voltage	IOH = -2 mA	2.4			2.4			٧
VOL	Low-level output voltage	I _{OL} = 4.2 mA			0.4			0.4	٧
tı	Input current (leakage)	$V_I = 0 \text{ V to } 5.8 \text{ V},$ $V_{DD} = 5 \text{ V},$ All other pins = 0 V			± 10			±10	μΑ
lo	Output current (leakage)	$V_{O} = 0.4 \text{ V to } 5.5 \text{ V},$ $V_{DD} = 5 \text{ V}, \overline{CAS} \text{ high}$			±10			±10	μΑ
I _{DD1}	Average operating current during read or write cycle	At t _C = minimum cycle		40	48		35	42	mA
lDD2 [‡]	Standby current	After 1 memory cycle, RAS and CAS high		3.5	5		3.5	5	mA
lDD3	Average refresh current	t _C = minimum cycle, RAS cycling, CAS high		25	40		21	34	mA
l _{DD4}	Average page-mode current	t _{C(P)} = minimum cycle, RAS low, CAS cycling		25	40		21	34	mA

 $^{^{\}dagger}$ All typical values are at † C = 25 °C and nominal supply voltages.

capacitance over recommended supply voltage range and operating case temperature range, f=1 MHz

	PARAMETER		SMJ4416		
PAKAMEJEK		Т	γP [†]	MAX	UNIT
Ci(A)	Input capacitance, address inputs		5	7	рF
C _{i(RC)}	Input capacitance, strobe inputs		8	10	рF
C _{i(W)}	Input capacitance, write enable input		8	10	pF
C _{i/o}	Input/output capacitance, data ports		8	10	рF

 $^{^{\}dagger}$ All typical values are at † C =25 °C and nominal supply voltages.

 $^{^{\}ddagger}V_{IL} \ge -0.6 \text{ V on all inputs.}$

switching characteristics over recommended supply voltage range and operating case temperature range

PARAMETER			ALT.	SMJ4416-12		UNIT
		TEST CONDITIONS	SYMBOL	MIN MAX		UNII
ta(C)	Access time from CAS	C _L = 100 pF, Load = 2 Series 74 TTL gates	tCAC		70	ns
t _{a(R)}	Access time from RAS	tRLCL = MAX, C _L = 100 pF Load = 2 Series 74 TTL gates	^t RAC		120	ns
t _a (G)	Access time after G low	C _L = 100 pF, Load = 2 Series 74 TTL gates			30	ns
t _{dis(CH)}	Output disable time after CAS high	C _L = 100 pF, Load = 2 Series 74 TTL gates	tOFF	0	30	ns
t _{dis(G)}	Output disable time after G high	$C_L = 100 \text{ pF},$ Load = 2 Series 74 TTL gates		0	30	ns

			ALT.	SMJ4416-15		SMJ4416-20		UNIT
PARAMETER		TEST CONDITIONS	SYMBOL	MIN	MAX	MIN	MAX	ONI
ta(C)	Access time from CAS	C _L = 100 pF,	tCAC		80		120	ns
		Load = 2 Series 74 TTL gates	SCAC					
	Access time from RAS	t _{RLCL} = MAX,					200	
ta(R)		C _L = 100 pF	tRAC		150			ns
G()		Load = 2 Series 74 TTL gates						
		$C_{L} = 100 \text{ pF},$			40		50	ns
ta(G)	Access time after G low	Load = 2 Series 74 TTL gates		-				
	CAS High	C _L = 100 pF,	tOFF	0	30	0	40	ns
t _{dis} (CH)	Output disable time after CAS high	Load = 2 Series 74 TTL gates						
	Output disable time	$C_L = 100 \text{ pF},$		0	30	0	40	ns
tdis(G)	after G high	Load = 2 Series 74 TTL gates	<u> </u>					

SMJ4416 16,384-WORD BY 4-BIT DYNAMIC RAM

timing requirements over recommended supply voltage range and operating case temperature range

		ALT.	SMJ	1416-12	UNIT
	PARAMETER	SYMBOL	MIN	MAX	UNIT
t _C (P)	Page mode cycle time	tPC	120		ns
tc(rd)	Read cycle time*	tRC	230		ns
t _c (W)	Write cycle time	tWC	230		ns
tc(rdW)	Read-write/read-modify-write cycle time	^t RWC	320	٠.	ns
tw(CH)	Pulse width, CAS high (precharge time)**	tCP	40		ns
tw(CL)	Pulse width, CAS low [†]	tCAS	70	10,000	ns
tw(RH)	Pulse width RAS high (precharge time)	tRP	80		ns
tw(RL)	Pulse width, RAS low [‡]	†RAS	120	10,000	ns .
t _W (W)	Write pulse width	twp	30		ns
t _f	Transition times (rise and fall) for RAS and CAS	tΤ	3	50	ns
t _{su} (CA)	Column address setup time	†ASC	0		ns
t _{su(RA)}	Row address setup time	†ASR	0		ns
t _{su(D)}	Data setup time	tDS	0		ns
tsu(rd)	Read command setup time	tRCS	0		ns
t _{su} (WCH)	Write command setup time before CAS high	tCWL	50		กร
t _{su(WRH)}	Write command setup time before RAS high	tRWL	- 50		ns.
th(CLCA)	Column address hold time after CAS low	tCAH	35		ns
th(RA)	Row address hold time	†RAH	15		ns
th(RLCA)	Column address hold time after RAS low	t _{AR}	85		ns
th(CLD)	Data hold time after CAS low	t _{DH}	40		ns
th(RLD)	Data hold time after RAS low	t _{DHR}	100		ns
th(WLD)	Data hold time after W low	†DH	30		ns
th(RHrd)	Read command hold time after RAS high	t _{RRH}	10		ns
th(CHrd)	Read command hold time after CAS high	tRCH	0		ns
th(CLW)	Write command hold time after CAS low	twch	40		ns
th(RLW)	Write command hold time after RAS low	twcr	100		ns
†RLCH	Delay time, RAS low to CAS high	tCSH	150		ns
tCHRL	Delay time, CAS high to RAS low	tCRP	0		ns
tCLRH	Delay time, CAS low to RAS high	tRSH	80		ns
OLI III	Delay time, CAS low to W low		120		ns
tCLWL	(read, modify-write-cycle only) * * *	tCWD.	120		115
	Delay time, RAS low to CAS low		20	50	ns
[†] RLCL	(maximum value specified only to guarantee access time)	tRCD	20	50	115
-	Delay time, RAS low to W low	+=	170		ns
[†] RLWL	(read, modify-write-cycle only).***	^t RWD	170		110
tWLCL	Delay time, W low to CAS low (early write cycle)	- twcs	- 5		ns
tGHD	Delay time, G high before data applied at DQ		30		ns
t _{rf}	Refresh time interval	tREF		4	ms

^{*} Note: All cycle times assume $t_t = 5$ ns.

^{**} Page mode only.

^{***}Necessary to insure $\overline{\mathbf{G}}$ has disabled the output buffers prior to applying data to the device.

[†]In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time t_{W(CL)}†In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time t_{w(RL)}-

timing requirements over recommended supply voltage range and operating case temperature range

	DADAMETED	ALT.	SMJ4416-15	SMJ4416-20		
·	PARAMETER	SYMBOL	MIN MAX	MIN MAX	UNIT	
t _{c(P)}	Page mode cycle time	tPC	140	210	ns	
[†] c(rd)	Read cycle time*	tRC	260	330	ns	
tc(W)	Write cycle time	twc	260	330	ns	
tc(rdW)	Read-write/read-modify-write cycle time	tRWC	360	440	ns	
tw(CH)	Pulse width, CAS high (precharge time)**	tCP	50	80	ns	
tw(CL)	Pulse width, CAS low [†]	tCAS	80 10,000	120 10,000	ns	
tw(RH)	Pulse width RAS high (precharge time)	tRP	100	120	ns	
tw(RL)	Pulse width, RAS low [‡]	tRAS	150 10,000	200 10,000	ns	
tw(W)	Write pulse width	tWP	40	50	ns	
t _t	Transition times (rise and fall) for RAS and CAS	t _T	3 50	3 50	ns	
t _{su(CA)}	Column address setup time	†ASC	0	0	ns	
t _{su(RA)}	Row address setup time	t _{ASR}	0 -	0	ns	
t _{su(D)}	Data setup time	t _{DS}	0	0	ns	
t _{su(rd)}	Read command setup time	tRCS	0	0	, ns	
t _{su(WCH)}	Write command setup time before CAS high	tCWL	60	80	ns	
[†] su(WRH)	Write command setup time before RAS high	t _{RWL}	60	80	ns	
th(CLCA)	Column address hold time after CAS low	tCAH	40	50	ns	
th(RA)	Row address hold time	tRAH	20	25	ns	
th(RLCA)	Column address hold time after RAS low	t _{AR}	110	130	ns	
th(CLD)	Data hold time after CAS low	tDH	60	80	ns	
th(RLD)	Data hold time after RAS low	t _{DHR}	130	160	ns	
th(WLD)	Data hold time after W low	^t DH	40	50	ns,	
th(RHrd)	Read command hold time after RAS high	^t RRH	10	10	ns	
^t h(CHrd)	Read command hold time after CAS high	tRCH	0	0	ns.	
th(CLW)	Write command hold time after CAS low	twch	60	80	ns	
th(RLW)	Write command hold time after RAS low	tWCR	130	160	ns	
^t RLCH	Delay time, RAS low to CAS high	tCSH	150	200	. ns	
[†] CHRL	Delay time, CAS high to RAS low	tCRP	0	0	ns	
^t CLRH	Delay time, CAS low to RAS high	tRSH	80	120	ns	
•	Delay time, CAS low to W low	******	120	150	l ns	
tCLWL	(read, modify-write-cycle only) ***	tCMD	120	130	,,,,	
4	Delay time, RAS low to CAS low	*===	20 70	25 80	ns	
[†] RLCL	(maximum value specified only to guarantee access time)	[‡] RCD	20 70	25 00	113	
	Delay time, RAS low to W low	town	190	230	ns	
TRLWL	(read, modify-write-cycle only) ***	tRWD	190	230	113	
tWLCL	Delay time, W low to CAS low (early write cycle)	twcs	- 5	- 5	ns	
[†] GHD	Delay time, G high before data applied at DQ		30	40	ns	
t _{rf}	Refresh time interval	tREF	4	4	ms	

Note: All cycle times assume t_t = 5 ns.


Page mode only.

^{***} Necessary to insure $\overline{\mathbf{G}}$ has disabled the output buffers prior to applying data to the device.

[†] In a read-modify-write cycle, t_{CLWL} and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time t_{W(CL)}.

[‡] In a read-modify-write cycle, t_{RLWL} and t_{su(WRH)} must be observed. Depending on the user's transition times, this may require additional RAS low time t_{w(RL)}.


PARAMETER MEASUREMENT INFORMATION




NOTE: Each input is tested separately.

FIGURE 1 - INPUT CLAMP VOLTAGE TEST CIRCUIT


read cycle timing




early write cycle timing




write cycle timing




read-write/read-modify-write cycle timing




page-mode read cycle timing



Texas Instruments page-mode write cycle timing





NOTE: A read cycle or a write cycle can be intermixed with read-modify-write cycles as Iong as read and write timing specifications are not violated.

¥ = 1

Įσ


Is


· HI A


CAS


RAS

RAS-only refresh timing









Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.

Texas Instruments

http://www.ti.com

This file is the datasheet for the following electronic components:

TMS4416 - http://www.ti.com/product/tms4416?HQS=TI-null-null-dscatalog-df-pf-null-wwe