

Data sheet acquired from Harris Semiconductor SCHS102C – Revised October 2003

CD40147B Types

10-Line to 4-Line BCD Priority Encoder

High-Voltage Types (20-Volt Rating)

The CD40147B CMOS encoder features priority encoding of the inputs to ensure that only the highest-order data line is encoded. Ten data input lines (0-9) are encoded to four-line (8, 4, 2, 1) BCD. The highest priority line is line 9. All four output lines are logic 1 (V_{SS}) when all input lines are logic 0. All inputs and outputs are buffered, and each output can drive one TTL low-power Schottky load. The CD40147B is functionally similar to the TTL54/74147 if pin 15 is tied low

The CD40147B types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

FUNCTIONAL GATING

Features:

- Encodes 10-line to 4-line BCD
- Active low inputs and outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- = 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' ' Series CMOS Devices"
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature

rancal =

1 V at V_{DD} = 5 V


2 V at V_{DD} = 10 V

2.5 V at VDD = 15 V

Applications:

- Keyboard encoding
- 10-line to BCD encoding
- Range selection

92CM - 30956



RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following range:

CHARACTERISTIC	LIN	UNITS	
311111111111111111111111111111111111111	Min.	Max.	Olviis
Supply Voltage Range (For T _A = Full Package Temperature Range)	3	18	v

TRUTH TABLE (Negative Logic)

	INPUTS												OUTPUTS				
Į	0	1	2	3	4	5	6	7	8	9	D	С	В	Α			
	0	0	0	0	0	0	0	0	0	0	1	1	1	1			
) B [1	0	0	0	0	0	0	0	0	0	0	0	0	0			
	X	1	0	0	0	0	0	0	0	0	0	0	0	1			
	X	X	1	0	0	0	0	0	0	0	0	0	1	0			
)°	X	X	X	1	0	0	0	0	0	0	0	0	1	1			
	Х	X	Х	X	1	0	0	0	0	0	0	1	0	0			
90	Х	X	X	Х	×	1	0	0	0	0	0	1	0	1			
- 1	Х	Х	×	X	X	X	1	. 0	0	0	0	1	1	0			
	Х	х	X	X	×	х	Х	1	0	0	0	1	1	1			
ı	Х	Х	х	Х	×	х	X	Х	1	0	1	0	0	0			
	X	Х	Х	Х	Х	Х	Х	Х	Х	1	1	0	0	1			

* INPUTS PROTECTED BY COS/MOS PROTECTION NETWORK

Fig. 1 - CD40147B logic diagram.

0 = High Level

1 = Low Level

X = Don't Care




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.




Fig. 4 — Typical output high (source) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

CD40147B Types

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)
Voltages referenced to V _{SS} Terminal)0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T _A = -55°C to +100°C
For T _A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100mW
OPERATING-TEMPERATURE HANGE (Ta)550C to +1250C
STORAGE TEMPERATURE RANGE (Tstg)65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s max

Fig. 5 — Minimum output high (source) current characteristics:

STATIC ELECTRICAL CHARACTERISTICS

CHARAC-	CONE	MOITIC	IS	LI	(°C)	U N I					
TERISTIC	V _o	VIN	V _{DO}						+25		T S
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	1 ~
Quiescent	_	0,5	5	5	5	150	150	_	0.04	5	
Device		0,10	10	10	10	300	300		0.04	10	1.
Current, IDD		0,15	15	20	20	600	600	_	0.04	20	μΑ
Max.	_	0,20	20	100	100	3000	3000	_	0.08	100	1
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	. 1	T -	
(Sink) Current	0.5	0,10	10	1.6	1.5.	1.1	0.9	1.3	2.6	<u> </u>	1
I _{o⊾} Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		1
Output	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	T -	mA
(Source) 🔩 🕟	2.5	0,5	- 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	—	1
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	1	1
I _{он} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8]
Output Voltage:		0,5	5		0.0	05			0	0.05	
Low-Level,		0,10	10		0.0	05			0	0.05	
V _{OL} Max.		0,15	15		0.0	05		_	0	0.05	7
Output Voltage:	·	0,5	5		4.9	95		4.95	5	I -	"
High-Level,		0,10	10		9.9	95		9.95	10		
V _{он} Min.	. —	0,15	15		14.	95		14.95	15		
Input Low	0.5,4.5	_	5		1.	5			_	1.5	100
Voltage,	1,9	_	10		3	3		_		3	4 m
V _{IL} Max.	1.5,13.5		15			ļ				4	v
Input High	0.5,4.5	_	5		3.	5		3.5	_	_	, v
Voltage,	1,9	_	10		7	<u>'</u>		7			
V _{iH} Min.	1.5,13.5		15		1	1		11		_	
Input Current I _{IN} Max.		0,18	18	±0.1	±0.1	±1	±1		±10 ⁻⁶	±0.1	μA




Fig. 6 - Typical transition time as a function of load capacitance.




Fig. 7 — Propagation delay time as a function of load capacitance.




Fig. 8 — Typical dynamic power dissipation as a function of input frequency.

CD40147B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

CHARACTERISTIC	TEST CONDITIONS	LIMITS ALL TYPES			UNITS	
	.*	V _{DD} (V)	Тур.	Max.	[
Propagation Delay Time,		5	450	900		
tPLH, tPHL		10	200	400	ns	
In-Phase Output	Any input to any	15	150	300		
	output	5	425	850		
Out-of-Phase Output		10	175	350	ns	
		15	125	250		
		5	100	200		
Transition Time, t _{THL} , t _{TLH}		10	50	100	ns	
		15	40	80		
Input Capacitance, C ₁	Any Input		5	7.5	pF	




Fig. 9 — Dynamic power dissipation test circuit.




Fig. 10 — Quiescent device current test circuit.




Fig. 11 - Input voltage test circuit.





Fig. 12 - Input current test circuit.

9205-30957

CD40147B TERMINAL ASSIGNMENT



Dimensions and pad layout for CD40147BH



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
CD40147BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40147BE	Samples
CD40147BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD40147BE	Samples
CD40147BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40147BM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.




PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated