HEF4043B

Quad R/S latch with 3-state outputs Rev. 10 — 18 November 2011

Product data sheet

1. **General description**

The HEF4043B is a quad R/S latch with 3-state outputs with a common output enable input (OE). Each latch has an active HIGH set input (1S to 4S), an active HIGH reset input (1R to 4R) and an active HIGH 3-state output (1Q to 4Q).

When OE is HIGH, the latch output (nQ) is determined by the nR and nS inputs as shown in Table 3. When OE is LOW, the latch outputs are in the high impedance OFF-state. OE does not affect the state of the latch. The high impedance off-state feature allows common bussing of the outputs.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input.

2. **Features and benefits**

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B

3. **Applications**

Four-bit storage with output enable

Ordering information

Table 1. **Ordering information**


All types operate from -40 °C to +85 °C.

Type number	Package											
	Name	Description	Version									
HEF4043BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4									
HEF4043BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1									




Quad R/S latch with 3-state outputs

5. Functional diagram



6. Pinning information

6.1 Pinning



Quad R/S latch with 3-state outputs

6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1Q to 4Q	2, 9, 10, 1	3-state buffered latch output
1R to 4R	3, 7, 11, 15	reset input (active HIGH)
1S to 4S	4, 6, 12, 14	set input (active HIGH)
OE	5	common output enable input
V _{SS}	8	ground supply voltage
n.c.	13	not connected
V_{DD}	16	supply voltage

7. Functional description

Table 3. Function table[1]

Inputs OE	nputs						
OE	nS	nR	nQ				
L	X	X	Z				
Н	L	Н	L				
Н	Н	X	Н				
Н	L	L	latched				

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high impedance state.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I _{IK}	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I _{OK}	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I_{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	T_{amb} -40 °C to +85 °C			
		DIP16 package	<u>[1]</u> -	750	mW
		SO16 package	[2] _	500	mW
Р	power dissipation	per output	-	100	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

^[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

Quad R/S latch with 3-state outputs

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
VI	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
Δt/ΔV	input transition rise and fall rate	V _{DD} = 5 V	-	-	3.75	μs/V
		V _{DD} = 10 V	-	-	0.5	μs/V
		V _{DD} = 15 V	-	-	0.08	μs/V

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$ V; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	-40 °C	T _{amb} = 25 °C		T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_{O} < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V _{IL}	LOW-level input voltage	$ I_{O} < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage	$ I_{O} < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL}	LOW-level output voltage	$ I_{O} < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-	-1.7	-	-1.4	-	-1.1	mΑ
		$V_0 = 4.6 \text{ V}$	5 V	-	-0.52	-	-0.44	-	-0.36	mΑ
		$V_0 = 9.5 \text{ V}$	10 V	-	-1.3	-	-1.1	-	-0.9	mΑ
		$V_0 = 13.5 \text{ V}$	15 V	-	-3.6	-	-3.0	-	-2.4	mΑ
I _{OL}	LOW-level output current	$V_0 = 0.4 \text{ V}$	5 V	0.52	-	0.44	-	0.36	-	mΑ
		$V_0 = 0.5 V$	10 V	1.3	-	1.1	-	0.9	-	mΑ
		V _O = 1.5 V	15 V	3.6	-	3.0	-	2.4	-	mΑ
I _I	input leakage current		15 V	-	±0.3	-	±0.3	-	±1.0	μΑ
I _{OZ}	OFF-state output current	nQ output HIGH; returned to V _{DD}	15 V	-	1.6	-	1.6	-	12.0	μА
		nQ output LOW; returned to V _{SS}	15 V	-	1.6	-	1.6	-	12.0	μА

Quad R/S latch with 3-state outputs

 Table 6.
 Static characteristics ...continued

 $V_{SS} = 0 \ V$; $V_I = V_{SS}$ or V_{DD} unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	T _{amb} = -40 °C		T _{amb} = 25 °C		T _{amb} = 85 °C	
				Min	Max	Min	Max	Min	Max	
I_{DD}	supply current	$I_O = 0 A$	5 V	-	20	-	20	-	150	μΑ
			10 V	-	40	-	40	-	300	μΑ
			15 V	-	80	-	80	-	600	μΑ
C _I	input capacitance			-	-	-	7.5	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

 $V_{SS} = 0 \text{ V}$; $T_{amb} = 25 \text{ °C}$; For waveforms and test circuit see <u>Section 12</u>; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	$nR \rightarrow nQ$;	5 V	[1] 63 ns + (0.55 ns/pF)C _L	-	90	180	ns
	propagation delay	see Figure 4	10 V	24 ns + (0.23 ns/pF)C _L	-	35	70	ns
			15 V	17 ns + (0.16 ns/pF)C _L	-	25	50	ns
t _{PLH}	LOW to HIGH	$nS \rightarrow nQ;$	5 V	11 38 ns + $(0.55 \text{ ns/pF})C_L$	-	65	135	ns
	propagation delay	see Figure 4	10 V	14 ns + (0.23 ns/pF)C _L	-	25	50	ns
			15 V	7 ns + (0.16 ns/pF)C _L	-	15	35	ns
t _t	transition time	nQ output;	5 V	[1] [2] 10 ns + (1.00 ns/pF)C _L	-	60	120	ns
		see Figure 4	10 V	9 ns + (0.42 ns/pF)C _L	-	30	60	ns
			15 V	6 ns + (0.28 ns/pF)C _L	-	20	40	ns
t _{PHZ}	HIGH to OFF-state	$OE \rightarrow nQ$;	5 V		-	45	90	ns
propagation delay	see Figure 5	10 V		-	20	35	ns	
			15 V		-	10	25	ns
t _{PLZ}	LOW to OFF-state	$OE \rightarrow nQ$;	5 V		-	50	100	ns
	propagation delay	see Figure 5	10 V		-	20	40	ns
			15 V		-	10	25	ns
t _{PZH}	OFF-state to HIGH	$OE \rightarrow nQ$;	5 V		-	25	50	ns
	propagation delay	see Figure 5	10 V		-	15	30	ns
			15 V		-	10	35 ns 25 ns 100 ns 40 ns 25 ns 50 ns	ns
t _{PZL}	OFF-state to LOW	$OE \rightarrow nQ$;	5 V		-	40	80	ns
	propagation delay	see Figure 5	10 V		-	20	45	ns
			15 V		-	15	35	ns
t _W	pulse width	nS input HIGH;	5 V		30	15	-	ns
		minimum width;	10 V		20	10	-	ns
		see Figure 4	15 V		16	8	-	ns
		nR input HIGH;	5 V		30	15	-	ns
		minimum width;	10 V		20	10	-	ns
		see Figure 4	15 V		16	8	-	ns

^[1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C_L in pF).

^[2] t_t is the same as t_{THL} and t_{TLH} .


Quad R/S latch with 3-state outputs

Table 8. Dynamic power dissipation P_D

 P_D can be calculated from the formulas shown. $V_{SS} = 0 \text{ V}$; $t_r = t_f \le 20 \text{ ns}$; $T_{amb} = 25 \text{ °C}$.

Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	$P_D = 1100 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _i = input frequency in MHz;
	dissipation	10 V	$P_D = 4400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f _o = output frequency in MHz;
		15 V	$P_D = 11400 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	C _L = output load capacitance in pF;
				V_{DD} = supply voltage in V;
				$\Sigma(f_0 \times C_L)$ = sum of the outputs.

12. Waveforms



t_r and t_f are the input rise and fall times.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Transition times: transition time (t_t) = HIGH LOW (t_{THL}) or LOW HIGH (t_{TLH}) transition times.

Measurement points are given in Table 9 and test data is given in Table 10.

Fig 4. Input minimum set (nS) and reset (nR) pulse widths, inputs nS or nR to latch output (nQ) propagation delay and nQ transition time

Quad R/S latch with 3-state outputs






Table 9. Measurement points

Supply voltage	Input		Output					
V_{DD}	V _I	V _M	V _M	V _X	V _Y			
5 V to 15 V	V _{DD} or 0 V	$0.5V_{DD}$	0.5V _{DD}	0.1V _{DD}	0.9V _{DD}			

Quad R/S latch with 3-state outputs



a. Input waveform



b. Test circuit

Test and measurement data is given in Table 10.

Definitions test circuit:

DUT = Device Under Test.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 C_L = Load capacitance including jig and probe capacitance.

Fig 6. Test circuit for measuring switching times


Table 10. Test data

Supply voltage	Input L		Load		V _{EXT}			
	VI	t _r , t _f	C _L R _L t _F		t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}	
5 V to 15 V	V_{DD}	≤ 20 ns	50 pF	1 k Ω	open	V_{DD}	GND	

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT38-4						95-01-14 03-02-13	


Fig 7. Package outline SOT38-4 (DIP16)

HEF4043B

HEF4043B NXP Semiconductors

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	>	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE		
IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
076E07	MS-012				99-12-27 03-02-19
	-				IEC JEDEC JEITA PROJECTION

Fig 8. Package outline SOT109-1 (SO16)

HEF4043B **Product data sheet**

Quad R/S latch with 3-state outputs

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
HEF4043B v.10	20111118	Product data sheet	-	HEF4043B v.9
Modifications:	• <u>Table 6</u> : I _{OH}	minimum values changed to n	naximum	
HEF4043B v.9	20091216	Product data sheet	-	HEF4043B v.8
HEF4043B v.8	20091127	Product data sheet	-	HEF4043B v.7
HEF4043B v.7	20090710	Product data sheet	-	HEF4043B v.6
HEF4043B v.6	20081111	Product data sheet	-	HEF4043B v.5
HEF4043B v.5	20080729	Product data sheet	-	HEF4043B v.4
HEF4043B v.4	20080710	Product data sheet	-	HEF4043B_CNV v.3
HEF4043B_CNV v.3	19950101	Product specification	-	HEF4043B_CNV v.2
HEF4043B_CNV v.2	19950101	Product specification	-	-

Quad R/S latch with 3-state outputs

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4043B

Quad R/S latch with 3-state outputs

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

HEF4043B NXP Semiconductors

Quad R/S latch with 3-state outputs

17. Contents

General description 1
Features and benefits
Applications
Ordering information 1
Functional diagram 2
Pinning information 2
Pinning
Pin description
Functional description 3
Limiting values 3
Recommended operating conditions 4
Static characteristics 4
Dynamic characteristics 5
Waveforms 6
Package outline 9
Revision history 11
Legal information 12
Data sheet status
Definitions
Disclaimers
Trademarks
Contact information
Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.